JPS59126686A - リフトオフ法によるパタ−ン形成法 - Google Patents

リフトオフ法によるパタ−ン形成法

Info

Publication number
JPS59126686A
JPS59126686A JP58001184A JP118483A JPS59126686A JP S59126686 A JPS59126686 A JP S59126686A JP 58001184 A JP58001184 A JP 58001184A JP 118483 A JP118483 A JP 118483A JP S59126686 A JPS59126686 A JP S59126686A
Authority
JP
Japan
Prior art keywords
layer
cutting die
coating layer
deposited
deposit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58001184A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6317349B2 (enrdf_load_stackoverflow
Inventor
Ichiro Ishida
一郎 石田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP58001184A priority Critical patent/JPS59126686A/ja
Publication of JPS59126686A publication Critical patent/JPS59126686A/ja
Publication of JPS6317349B2 publication Critical patent/JPS6317349B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
JP58001184A 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法 Granted JPS59126686A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58001184A JPS59126686A (ja) 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58001184A JPS59126686A (ja) 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法

Publications (2)

Publication Number Publication Date
JPS59126686A true JPS59126686A (ja) 1984-07-21
JPS6317349B2 JPS6317349B2 (enrdf_load_stackoverflow) 1988-04-13

Family

ID=11494361

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58001184A Granted JPS59126686A (ja) 1983-01-10 1983-01-10 リフトオフ法によるパタ−ン形成法

Country Status (1)

Country Link
JP (1) JPS59126686A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6317349B2 (enrdf_load_stackoverflow) 1988-04-13

Similar Documents

Publication Publication Date Title
JP2005142254A (ja) 配線基板及びその製造方法
JPS59126686A (ja) リフトオフ法によるパタ−ン形成法
JP4401527B2 (ja) 半導体チップの製造方法
JPS59232423A (ja) パタ−ン形成方法
CN118658790B (zh) 封装基板的制法
JP7689089B2 (ja) 基板の製造方法
JPH05259646A (ja) プリント配線板の製造方法
JP2630232B2 (ja) 多層配線基板の製造方法
CN108882562B (zh) 线路板单元与其制作方法
JP2929882B2 (ja) 半導体装置用キャリアテープおよびその製造方法
JPH0129055B2 (enrdf_load_stackoverflow)
JPH05326783A (ja) リードフレームの製造方法
JPH02244663A (ja) リードフレームの製造方法
JP2775584B2 (ja) 配線基板の製造法
JPH01144656A (ja) 多層配線構造およびその製造方法
JP2644847B2 (ja) 多層配線基板及びその製造方法
JPS60154625A (ja) 多層絶縁膜のスルホ−ル形成方法
JPH0228324A (ja) 半導体装置の製造方法
JPH0645332A (ja) 半導体装置の製造方法
JP2000353748A (ja) 半導体装置の製造方法
JP3327189B2 (ja) 多層配線tabテープの製造方法
JPH0537124A (ja) プリント配線板の製造方法
JPS59155934A (ja) 微細パタ−ンの形成方法
JPH03108790A (ja) プリント配線板の露光方法
JPS60153145A (ja) 半導体装置の製造方法