JPS5911598A - 並行動作可能な記憶装置 - Google Patents
並行動作可能な記憶装置Info
- Publication number
- JPS5911598A JPS5911598A JP57120811A JP12081182A JPS5911598A JP S5911598 A JPS5911598 A JP S5911598A JP 57120811 A JP57120811 A JP 57120811A JP 12081182 A JP12081182 A JP 12081182A JP S5911598 A JPS5911598 A JP S5911598A
- Authority
- JP
- Japan
- Prior art keywords
- data
- output
- input
- write
- error correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57120811A JPS5911598A (ja) | 1982-07-12 | 1982-07-12 | 並行動作可能な記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57120811A JPS5911598A (ja) | 1982-07-12 | 1982-07-12 | 並行動作可能な記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5911598A true JPS5911598A (ja) | 1984-01-21 |
| JPS6349808B2 JPS6349808B2 (enrdf_load_stackoverflow) | 1988-10-05 |
Family
ID=14795557
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57120811A Granted JPS5911598A (ja) | 1982-07-12 | 1982-07-12 | 並行動作可能な記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5911598A (enrdf_load_stackoverflow) |
-
1982
- 1982-07-12 JP JP57120811A patent/JPS5911598A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6349808B2 (enrdf_load_stackoverflow) | 1988-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101507628B1 (ko) | 동기 직렬 인터페이스 ｎａｎｄ의 데이터 판독을 위한 시스템 및 방법 | |
| US5844855A (en) | Method and apparatus for writing to memory components | |
| US20010001327A1 (en) | External storage device and memory access control method thereof | |
| CN111063379B (zh) | 存储器装置以及操作其以用于读取页面媒体流的方法 | |
| US11630786B2 (en) | Non-sequential page continuous read | |
| JPH02154177A (ja) | 複数個の異なった機能ブロックを有する単一のチップにテストを行なうためのモジュールのテスト構造 | |
| JP2001285078A (ja) | Ｃｄｍａシステムのインターリーバーメモリアクセス装置及びその方法 | |
| JPH09198862A (ja) | 半導体メモリ | |
| JPS5911598A (ja) | 並行動作可能な記憶装置 | |
| JPH0554667A (ja) | 直列データ・並列データ相互変換機能付きメモリ素子 | |
| JPS58143500A (ja) | インタ−リ−ブ可能な記憶装置 | |
| JPH05210981A (ja) | 半導体記憶装置 | |
| SU1075312A1 (ru) | Запоминающее устройство с коррекцией ошибок | |
| JPS5932049A (ja) | 誤り訂正符号発生兼誤り訂正用集積回路 | |
| JPS59104800A (ja) | 画像メモリのパリテイ・チエツク方式 | |
| US4470128A (en) | Control arrangement for magnetic bubble memories | |
| JP2849804B2 (ja) | メモリーアクセスのインターフェイス回路及びメモリーアクセスの方法 | |
| JPH04360425A (ja) | 半導体記憶装置 | |
| JP3254781B2 (ja) | 半導体装置 | |
| JPH06290584A (ja) | 半導体記憶装置 | |
| JPS5942698A (ja) | Ｅｃｃ機能チエツク回路 | |
| JPS58208996A (ja) | 誤り訂正を行なう記憶装置の部分書込みを含む連続アドレスへの連続動作方式 | |
| JPS6321276B2 (enrdf_load_stackoverflow) | ||
| JPH0544755B2 (enrdf_load_stackoverflow) | ||
| JPS6175444A (ja) | レジスタフアイル集積回路 |