JPS59114642A - 命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式 - Google Patents

命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式

Info

Publication number
JPS59114642A
JPS59114642A JP57224670A JP22467082A JPS59114642A JP S59114642 A JPS59114642 A JP S59114642A JP 57224670 A JP57224670 A JP 57224670A JP 22467082 A JP22467082 A JP 22467082A JP S59114642 A JPS59114642 A JP S59114642A
Authority
JP
Japan
Prior art keywords
instruction
register
output
operand
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57224670A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6212534B2 (enrdf_load_stackoverflow
Inventor
Shigeaki Okuya
茂明 奥谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57224670A priority Critical patent/JPS59114642A/ja
Publication of JPS59114642A publication Critical patent/JPS59114642A/ja
Publication of JPS6212534B2 publication Critical patent/JPS6212534B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP57224670A 1982-12-21 1982-12-21 命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式 Granted JPS59114642A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57224670A JPS59114642A (ja) 1982-12-21 1982-12-21 命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57224670A JPS59114642A (ja) 1982-12-21 1982-12-21 命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式

Publications (2)

Publication Number Publication Date
JPS59114642A true JPS59114642A (ja) 1984-07-02
JPS6212534B2 JPS6212534B2 (enrdf_load_stackoverflow) 1987-03-19

Family

ID=16817371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57224670A Granted JPS59114642A (ja) 1982-12-21 1982-12-21 命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式

Country Status (1)

Country Link
JP (1) JPS59114642A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6212534B2 (enrdf_load_stackoverflow) 1987-03-19

Similar Documents

Publication Publication Date Title
US5383192A (en) Minimizing the likelihood of slip between the instant a candidate for a break event is generated and the instant a microprocessor is instructed to perform a break, without missing breakpoints
US5608867A (en) Debugging system using virtual storage means, a normal bus cycle and a debugging bus cycle
US4493078A (en) Method and apparatus for testing a digital computer
RU2137182C1 (ru) Выполнение инструкции обработки данных
EP0227749A1 (en) ERROR-TOLERANT DATA PROCESSING SYSTEM AND METHOD THEREFOR.
JPH01177127A (ja) 情報処理装置
EP0497485A2 (en) Computer for implementing two-operand instructions
US5610927A (en) Integrated circuit control
JPS59114642A (ja) 命令制御装置におけるレジスタ干渉を検査する一致回路の故障検出方式
KR940001268B1 (ko) 가변길이의 각 명령에 대하여 지시된 미정의 어드레싱의 감사기능을 가지는 데이타 프로세서
JPS6227831A (ja) 演算器チエツク回路
JPH01243167A (ja) データ処理装置
JP2924392B2 (ja) マイクロコンピュータシステム
JPS59183443A (ja) デバツグ装置
JPH02271432A (ja) マイクロコード試験方法及びその装置
JPH06202907A (ja) デバッグ支援装置
JP2558902B2 (ja) 半導体集積回路装置
JPS5875256A (ja) 実行命令遂行状態のモニタ方式
JPS58166454A (ja) デ−タ処理装置
JPS6146535A (ja) 擬似エラ−設定制御方式
JPS63155330A (ja) マイクロプログラム制御装置
JPH0540629A (ja) 情報処理装置
JPS6270938A (ja) デ−タ処理装置
JPH02206836A (ja) データ処理装置
JPS6234238A (ja) マイクロプロセツサ