JPS588366A - メモリモジユ−ルシステム - Google Patents

メモリモジユ−ルシステム

Info

Publication number
JPS588366A
JPS588366A JP56107472A JP10747281A JPS588366A JP S588366 A JPS588366 A JP S588366A JP 56107472 A JP56107472 A JP 56107472A JP 10747281 A JP10747281 A JP 10747281A JP S588366 A JPS588366 A JP S588366A
Authority
JP
Japan
Prior art keywords
memory
module
input
main memory
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56107472A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6130300B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Toshikatsu Watabe
渡部　利克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP56107472A priority Critical patent/JPS588366A/ja
Publication of JPS588366A publication Critical patent/JPS588366A/ja
Publication of JPS6130300B2 publication Critical patent/JPS6130300B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0692—Multiconfiguration, e.g. local and global addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Memory System (AREA)
JP56107472A 1981-07-09 1981-07-09 メモリモジユ−ルシステム Granted JPS588366A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56107472A JPS588366A (ja) 1981-07-09 1981-07-09 メモリモジユ−ルシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56107472A JPS588366A (ja) 1981-07-09 1981-07-09 メモリモジユ−ルシステム

Publications (2)

Publication Number Publication Date
JPS588366A true JPS588366A (ja) 1983-01-18
JPS6130300B2 JPS6130300B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-07-12

Family

ID=14460060

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56107472A Granted JPS588366A (ja) 1981-07-09 1981-07-09 メモリモジユ−ルシステム

Country Status (1)

Country Link
JP (1) JPS588366A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63104084A (ja) * 1986-10-22 1988-05-09 株式会社日立製作所 Ｃｒｔコントロ−ラ
JPS63106897A (ja) * 1986-10-24 1988-05-11 能美防災株式会社 防災装置などに使用される多ポ−トｒａｍ
JPS63284648A (ja) * 1987-05-18 1988-11-21 Fujitsu Ltd キャッシュメモリ制御方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
b¨m®MULTIVUSýÐc±lxbýÐ=S55 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63104084A (ja) * 1986-10-22 1988-05-09 株式会社日立製作所 Ｃｒｔコントロ−ラ
JPS63106897A (ja) * 1986-10-24 1988-05-11 能美防災株式会社 防災装置などに使用される多ポ−トｒａｍ
JPS63284648A (ja) * 1987-05-18 1988-11-21 Fujitsu Ltd キャッシュメモリ制御方法

Also Published As

Publication number Publication date
JPS6130300B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-07-12

Similar Documents

Publication Publication Date Title
US4095268A (en) System for stopping and restarting the operation of a data processor
JPS588366A (ja) メモリモジユ−ルシステム
JP2025525318A (ja) 拡張可能命令セットアーキテクチャを有する再設定可能なニューラルエンジン
JPH02500692A (ja) マルチプロセッサコンピュータにおける演算要素の統合
JPS638493B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5925258B2 (ja) プロセツサ制御システム
US5734900A (en) Information handling system including efficient power on initialization
JPS6330658B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3807616B2 (ja) マイクロコンピュータ
JP3547012B2 (ja) マイクロコンピュータ
JP2527038B2 (ja) 拡張記憶転送制御方式
JP2002278753A (ja) データ処理システム
JPH0282377A (ja) 半導体集積回路
JPS6158861B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS61136159A (ja) シングルチツプマイクロコンピユ−タ
JPS6043757A (ja) １チツプのマイクロコンピユ−タ
JP3006487B2 (ja) エミュレーション装置
JPH06324994A (ja) 並列型ディジタル信号処理装置
JPS61161560A (ja) メモリ装置
JPH02132541A (ja) 割込みコントローラ
JPH0317143B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH01142844A (ja) 半導体集積回路
JPS61153770A (ja) 画像処理装置
JPS602705B2 (ja) オプシヨン接続方式
JPS6020258A (ja) 入出力命令変換方式