JPS5871747A - タイミング位相同期方式 - Google Patents

タイミング位相同期方式

Info

Publication number
JPS5871747A
JPS5871747A JP56171189A JP17118981A JPS5871747A JP S5871747 A JPS5871747 A JP S5871747A JP 56171189 A JP56171189 A JP 56171189A JP 17118981 A JP17118981 A JP 17118981A JP S5871747 A JPS5871747 A JP S5871747A
Authority
JP
Japan
Prior art keywords
timing
phase
phase shift
signal
sampling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56171189A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6338129B2 (cg-RX-API-DMAC10.html
Inventor
Noboru Sonehara
登 曽根原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56171189A priority Critical patent/JPS5871747A/ja
Publication of JPS5871747A publication Critical patent/JPS5871747A/ja
Publication of JPS6338129B2 publication Critical patent/JPS6338129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56171189A 1981-10-26 1981-10-26 タイミング位相同期方式 Granted JPS5871747A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56171189A JPS5871747A (ja) 1981-10-26 1981-10-26 タイミング位相同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56171189A JPS5871747A (ja) 1981-10-26 1981-10-26 タイミング位相同期方式

Publications (2)

Publication Number Publication Date
JPS5871747A true JPS5871747A (ja) 1983-04-28
JPS6338129B2 JPS6338129B2 (cg-RX-API-DMAC10.html) 1988-07-28

Family

ID=15918649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56171189A Granted JPS5871747A (ja) 1981-10-26 1981-10-26 タイミング位相同期方式

Country Status (1)

Country Link
JP (1) JPS5871747A (cg-RX-API-DMAC10.html)

Also Published As

Publication number Publication date
JPS6338129B2 (cg-RX-API-DMAC10.html) 1988-07-28

Similar Documents

Publication Publication Date Title
US4333060A (en) Phase locked loop for recovering data bit timing
JP2001094531A (ja) Ｏｆｄｍ信号におけるシンボル境界を表す同期パルスを生成する方法およびｏｆｄｍ信号の受信方法
CN112118200B (zh) 跟踪方法及系统
JPS5871747A (ja) タイミング位相同期方式
JP3064867B2 (ja) データ受信装置
JPH0657019B2 (ja) タイミング引込み方法
US4412302A (en) Digital phase demodulation and correlation
JP3353331B2 (ja) クロック抽出方法及びクロック抽出回路
JPH0145778B2 (cg-RX-API-DMAC10.html)
JPH04267651A (ja) ３値符号タイミング抽出回路
JP2841873B2 (ja) 同期保持回路
JPH0535616B2 (cg-RX-API-DMAC10.html)
KR100191307B1 (ko) 디지털심볼타이밍복구장치
JPH0767167B2 (ja) 波形等化器
JPS60163577A (ja) 水平同期信号挿入方法
JPS6362932B2 (cg-RX-API-DMAC10.html)
JPS59183565A (ja) デ−タ・クロツク同期回路
JPH0568028A (ja) 位相同期回路
JPS6362933B2 (cg-RX-API-DMAC10.html)
JPS62230242A (ja) ノンリタ−ンゼロデ−タ受信回路
JPS62193392A (ja) デジタル処理タイミング信号をビデオ信号に同期化する方法と装置
JPS63139488A (ja) 画像信号速度変換装置
JPH10285149A (ja) クロック同期方法および装置
JPH0535617B2 (cg-RX-API-DMAC10.html)
JPH063898B2 (ja) デイジタルタイミング抽出回路