JPH0535616B2 - - Google Patents
Info
- Publication number
- JPH0535616B2 JPH0535616B2 JP59105748A JP10574884A JPH0535616B2 JP H0535616 B2 JPH0535616 B2 JP H0535616B2 JP 59105748 A JP59105748 A JP 59105748A JP 10574884 A JP10574884 A JP 10574884A JP H0535616 B2 JPH0535616 B2 JP H0535616B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- value
- clock
- sampler
- detector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59105748A JPS60249450A (ja) | 1984-05-25 | 1984-05-25 | クロツク位相誤差検出器 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59105748A JPS60249450A (ja) | 1984-05-25 | 1984-05-25 | クロツク位相誤差検出器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60249450A JPS60249450A (ja) | 1985-12-10 |
| JPH0535616B2 true JPH0535616B2 (cg-RX-API-DMAC10.html) | 1993-05-27 |
Family
ID=14415870
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59105748A Granted JPS60249450A (ja) | 1984-05-25 | 1984-05-25 | クロツク位相誤差検出器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60249450A (cg-RX-API-DMAC10.html) |
-
1984
- 1984-05-25 JP JP59105748A patent/JPS60249450A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60249450A (ja) | 1985-12-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4918709A (en) | Data demodulator baud clock phase locking | |
| KR970060707A (ko) | 데이터 동기화기 록 검출기 및 록 검출 신호 발생 방법 | |
| CA2180905A1 (en) | Digital Demodulator | |
| US4458206A (en) | Circuit for synchronizing the demodulation of phase modulated transmission bursts | |
| JP2001094531A (ja) | Ｏｆｄｍ信号におけるシンボル境界を表す同期パルスを生成する方法およびｏｆｄｍ信号の受信方法 | |
| JPS61240706A (ja) | 位相検出回路 | |
| JPH0535616B2 (cg-RX-API-DMAC10.html) | ||
| EP0783214A2 (en) | Data synchronizer phase detector and method of operation thereof | |
| JPH0657019B2 (ja) | タイミング引込み方法 | |
| KR100725486B1 (ko) | 통신기기용 타이밍 동기 검출 장치와 방법 및 이를 적용한 통신기기 | |
| JPH03174826A (ja) | ユニーク・ワード検出方式 | |
| JPH0535617B2 (cg-RX-API-DMAC10.html) | ||
| US7298202B2 (en) | FSK demodulator | |
| KR100289404B1 (ko) | 국소대칭강제파형부를 이용한 패턴지터를 줄이는 장치 및 방법 | |
| JP2721455B2 (ja) | データ伝送装置のタイミング生成方法 | |
| JPH0151218B2 (cg-RX-API-DMAC10.html) | ||
| JPS59183560A (ja) | クロツク位相制御回路 | |
| KR100191307B1 (ko) | 디지털심볼타이밍복구장치 | |
| JPS591025B2 (ja) | コ−ド語検出方法 | |
| JP3353331B2 (ja) | クロック抽出方法及びクロック抽出回路 | |
| JPH0418496B2 (cg-RX-API-DMAC10.html) | ||
| JP2523750B2 (ja) | キャリア再生回路 | |
| JPH056943B2 (cg-RX-API-DMAC10.html) | ||
| JPH04365245A (ja) | 蓄積一括復調装置 | |
| JPS5871747A (ja) | タイミング位相同期方式 |