JPS5864849A - 符号伝送装置 - Google Patents

符号伝送装置

Info

Publication number
JPS5864849A
JPS5864849A JP56163880A JP16388081A JPS5864849A JP S5864849 A JPS5864849 A JP S5864849A JP 56163880 A JP56163880 A JP 56163880A JP 16388081 A JP16388081 A JP 16388081A JP S5864849 A JPS5864849 A JP S5864849A
Authority
JP
Japan
Prior art keywords
signal
code
pulse train
period
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56163880A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0137890B2 (en:Method
Inventor
Tadayoshi Kitayama
北山　忠義
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP56163880A priority Critical patent/JPS5864849A/ja
Publication of JPS5864849A publication Critical patent/JPS5864849A/ja
Publication of JPH0137890B2 publication Critical patent/JPH0137890B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56163880A 1981-10-14 1981-10-14 符号伝送装置 Granted JPS5864849A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56163880A JPS5864849A (ja) 1981-10-14 1981-10-14 符号伝送装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56163880A JPS5864849A (ja) 1981-10-14 1981-10-14 符号伝送装置

Publications (2)

Publication Number Publication Date
JPS5864849A true JPS5864849A (ja) 1983-04-18
JPH0137890B2 JPH0137890B2 (en:Method) 1989-08-10

Family

ID=15782538

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56163880A Granted JPS5864849A (ja) 1981-10-14 1981-10-14 符号伝送装置

Country Status (1)

Country Link
JP (1) JPS5864849A (en:Method)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014140123A (ja) * 2013-01-21 2014-07-31 Hitachi Ltd メタステーブル防止型同期化回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014140123A (ja) * 2013-01-21 2014-07-31 Hitachi Ltd メタステーブル防止型同期化回路

Also Published As

Publication number Publication date
JPH0137890B2 (en:Method) 1989-08-10

Similar Documents

Publication Publication Date Title
US4392226A (en) Multiple source clock encoded communications error detection circuit
US4287596A (en) Data recovery system for use with a high speed serial link between two subsystems in a data processing system
US4292626A (en) Manchester decoder
US3230310A (en) Biternary pulse code system
US4325053A (en) Method and a circuit for decoding a C.M.I. encoded binary signal
GB1402176A (en) Computer interface coding and decoding apparatus
CA1215781A (en) Biphase signal receiver
JPH059975B2 (en:Method)
JPS5864849A (ja) 符号伝送装置
JP2592795B2 (ja) 情報データ復調装置
JPH0357664B2 (en:Method)
GB1044412A (en) Improvements in or relating to transmission systems for the transmission of pulses
JPS58131850A (ja) デイジタル通信伝送装置
US4806907A (en) Apparatus and method for digital data transmission
US3488600A (en) Digital demodulator network
JPS6016147B2 (ja) パルス伝送方式
JPS576423A (en) Demodulating circuit of mfm modulation signal
US3613015A (en) Binary digital data detection system
JPH0141056B2 (en:Method)
JPS6364931B2 (en:Method)
JPH0265318A (ja) 信号送受信装置
JPS5954344A (ja) タイミング再生装置
JPS6075152A (ja) Ｃｍｉ受信器
JPS6037857A (ja) Ｆｍ伝送方式
JPS5856526A (ja) 符号化回路