JPS5864689A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS5864689A
JPS5864689A JP56162691A JP16269181A JPS5864689A JP S5864689 A JPS5864689 A JP S5864689A JP 56162691 A JP56162691 A JP 56162691A JP 16269181 A JP16269181 A JP 16269181A JP S5864689 A JPS5864689 A JP S5864689A
Authority
JP
Japan
Prior art keywords
address
data
bus
access
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56162691A
Other languages
English (en)
Japanese (ja)
Other versions
JPH056706B2 (OSRAM
Inventor
Tadaaki Bando
忠秋 坂東
Yasushi Fukunaga
泰 福永
Yoshinari Hiraoka
平岡　良成
Hidekazu Matsumoto
松本　秀和
Tetsuya Kawakami
河上　哲也
Takeshi Kato
猛 加藤
Toshiyuki Ide
井手　寿之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Industry and Control Solutions Co Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP56162691A priority Critical patent/JPS5864689A/ja
Publication of JPS5864689A publication Critical patent/JPS5864689A/ja
Publication of JPH056706B2 publication Critical patent/JPH056706B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0284—Multiple user address space allocation, e.g. using different base addresses

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56162691A 1981-10-14 1981-10-14 デ−タ処理装置 Granted JPS5864689A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56162691A JPS5864689A (ja) 1981-10-14 1981-10-14 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56162691A JPS5864689A (ja) 1981-10-14 1981-10-14 デ−タ処理装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP4027794A Division JPH0715667B2 (ja) 1992-02-14 1992-02-14 データ処理装置

Publications (2)

Publication Number Publication Date
JPS5864689A true JPS5864689A (ja) 1983-04-18
JPH056706B2 JPH056706B2 (OSRAM) 1993-01-27

Family

ID=15759463

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56162691A Granted JPS5864689A (ja) 1981-10-14 1981-10-14 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS5864689A (OSRAM)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59178700A (ja) * 1983-03-29 1984-10-09 Shimadzu Corp デ−タ処理装置
JPH0793220A (ja) * 1993-09-20 1995-04-07 Agency Of Ind Science & Technol 仮想記憶管理方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5644178A (en) * 1979-09-17 1981-04-23 Hitachi Ltd Buffer memory control system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5644178A (en) * 1979-09-17 1981-04-23 Hitachi Ltd Buffer memory control system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59178700A (ja) * 1983-03-29 1984-10-09 Shimadzu Corp デ−タ処理装置
JPH0793220A (ja) * 1993-09-20 1995-04-07 Agency Of Ind Science & Technol 仮想記憶管理方式

Also Published As

Publication number Publication date
JPH056706B2 (OSRAM) 1993-01-27

Similar Documents

Publication Publication Date Title
US10909012B2 (en) System having persistent memory
US4347565A (en) Address control system for software simulation
KR100204741B1 (ko) 제1및 제2캐시 메모리 사용방법
JPH0345407B2 (OSRAM)
JPH0583932B2 (OSRAM)
JPS59180767A (ja) 直列化装置
US6892283B2 (en) High speed memory cloner with extended cache coherency protocols and responses
US6996693B2 (en) High speed memory cloning facility via a source/destination switching mechanism
US7069394B2 (en) Dynamic data routing mechanism for a high speed memory cloner
JPS61114353A (ja) 要求時ペ−ジングメモリを有するデジタルデ−タ処理システムのアクセス照合構成体
JPH0250499B2 (OSRAM)
US6898677B2 (en) Dynamic software accessibility to a microprocessor system with a high speed memory cloner
JP3814521B2 (ja) データ処理方法および装置
JP3836836B2 (ja) メモリ複製オペレーション時の不正確なキャッシュ・ライン保護機構
US7502917B2 (en) High speed memory cloning facility via a lockless multiprocessor mechanism
JPS5864689A (ja) デ−タ処理装置
US6986011B2 (en) High speed memory cloner within a data processing system
JPS5864690A (ja) キヤツシユメモリ制御方法
JPS5858666A (ja) デ−タ処理装置
US6928524B2 (en) Data processing system with naked cache line write operations
JPH0573417A (ja) データ処理装置
JPS6138504B2 (OSRAM)
JP2535086B2 (ja) リング削減ロジック装置
JP3226557B2 (ja) マルチプロセッサシステム
JPS59172044A (ja) 命令制御方式