JPS5861648A - Composite insulating film and etching method therefor - Google Patents
Composite insulating film and etching method thereforInfo
- Publication number
- JPS5861648A JPS5861648A JP16019781A JP16019781A JPS5861648A JP S5861648 A JPS5861648 A JP S5861648A JP 16019781 A JP16019781 A JP 16019781A JP 16019781 A JP16019781 A JP 16019781A JP S5861648 A JPS5861648 A JP S5861648A
- Authority
- JP
- Japan
- Prior art keywords
- film
- insulating film
- opening
- polymer resin
- resin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は、複合絶縁膜に関するもので、とくに、配線基
板上もしくは半導体基板上に設けた複合絶。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a composite insulation film, and particularly to a composite insulation film provided on a wiring board or a semiconductor substrate.
縁膜にスルーホールを形成する場合に極めて効を奏する
ものである。This is extremely effective when forming through holes in the membrane.
近年、高分子樹脂膜、殊に、ポリイミド系樹脂を中心と
する高分子樹脂膜が、配線基板やLSIの多層配線絶縁
膜として多く利用されている。上記配線の層間絶縁膜と
して高分子樹脂膜のみを用いようとすると、絶縁耐圧の
信頼性から膜厚が厚くならざるを得す、微細加工性が犠
牲になっていた。また無機絶縁膜だけでは下地段差のカ
バレージが悪いので、必要な耐圧を得るには結局厚い膜
が必要であった。そこで、従来、上述の両者の欠点を除
去す7方法としては、高分子樹脂膜をまず用いて下地段
差を軽減し、しかるのち無機絶縁膜を形成した二重の複
合絶縁膜とすることが試みられていた。しかし、この構
造の概略構成は第1図の様に示されるが、この構造にお
いてスルーホールを形成する際、次に述べる様な不都合
が生ずる。In recent years, polymer resin films, particularly polymer resin films mainly made of polyimide resins, have been widely used as multilayer wiring insulating films for wiring boards and LSIs. If an attempt was made to use only a polymer resin film as an interlayer insulating film for the above-mentioned wiring, the film would have to be thick due to reliability of dielectric strength, and microfabriability would be sacrificed. Furthermore, since the inorganic insulating film alone has poor coverage of the underlying step, a thick film is ultimately required to obtain the necessary withstand voltage. Therefore, as a conventional method to eliminate both of the above-mentioned drawbacks, attempts have been made to first use a polymer resin film to reduce the level difference in the base layer, and then form a double composite insulating film by forming an inorganic insulating film. It was getting worse. However, although the schematic configuration of this structure is shown in FIG. 1, when forming through holes in this structure, the following disadvantages occur.
すなわち、第1図aのように基板1上に高分子樹脂膜2
を形成しさらに無機絶縁膜3を形成したのち、ホトレジ
スト膜4を形成して所定の位置に開ロバターン5を設け
る。なお、ここで基板は、金属導電層、保護膜などを保
有されたものであってもよい。以下、同様でおる。次い
で同図すの如く開口5に露出した無機絶縁膜3をエツチ
ングして、無機絶縁膜3に開口5′を設け、さらに引き
続いて同図Cに示した様に高分子樹脂膜2をエツチング
して開口51を設ける。最後に同図dでホトレジストを
除去して、スルーホール形成を終了するが、このように
して形成すると、同図dの形状かられかる様に、無機膜
がスルーホールの肩につき出してオーバーハング状にな
っており、この後配線導体層を蒸着ヂると、導体層はこ
の部分で断線してしまう。That is, as shown in FIG. 1a, a polymer resin film 2 is formed on a substrate 1.
After forming an inorganic insulating film 3, a photoresist film 4 is formed and an open pattern 5 is provided at a predetermined position. Note that the substrate here may include a metal conductive layer, a protective film, and the like. The same applies below. Next, as shown in the same figure, the inorganic insulating film 3 exposed in the opening 5 is etched to form an opening 5' in the inorganic insulating film 3, and subsequently, the polymer resin film 2 is etched as shown in FIG. An opening 51 is provided. Finally, as shown in Figure d, the photoresist is removed to complete the through-hole formation, but when it is formed in this way, the inorganic film protrudes onto the shoulder of the through-hole, resulting in an overhang, as can be seen from the shape in Figure d. When the wiring conductor layer is subsequently deposited, the conductor layer will be disconnected at this portion.
したがって本発明の目的は上記の欠点を除去したスルー
ホール形状とそれを形成する方法を提供することにある
。SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide a through-hole shape and a method for forming the same, which eliminates the above-mentioned drawbacks.
上記目的を達成するための本発明の構成は、基板上に形
成された開口部分を有した高分子樹脂膜上に上記開口部
分を内側に含んだ開口窓を有した無機絶縁膜を設けるこ
とにある。The structure of the present invention for achieving the above object is to provide an inorganic insulating film having an opening window containing the opening part inside on a polymer resin film having an opening part formed on a substrate. be.
上記樹脂膜厚は0.5〜2μm1絶縁膜厚は0.5〜2
μmであって、該絶縁膜の開口窓は上記樹脂膜の開口部
分の径よりも0.1〜5μmφ広くとることが肝要であ
る。The above resin film thickness is 0.5 to 2 μm1 Insulation film thickness is 0.5 to 2 μm
μm, and it is important that the opening window of the insulating film is 0.1 to 5 μmφ wider than the diameter of the opening of the resin film.
上記範囲を外れると、上記開口窓より良好な引出し線な
どを設けられなくなる。また、上記樹脂膜としては基板
と接着性が良好でかつ絶縁性のある樹脂膜であれば材料
の種類を問わないが、加工性の点でポリイミド系の樹脂
が好ましい。さらにまた、上記樹脂膜上に形成される無
機絶縁膜としては酸化膜、窒化膜、金属性絶縁膜が差違
なく使用でき同等の効果が得られる。上記発明を構成す
るための具体的製法を図を用いて説明する。Outside the above range, it will not be possible to provide a lead line or the like that is better than the opening window. The resin film may be made of any material as long as it has good adhesion to the substrate and is insulating, but polyimide resin is preferred from the viewpoint of processability. Furthermore, as the inorganic insulating film formed on the resin film, an oxide film, a nitride film, and a metallic insulating film can be used without any difference, and the same effect can be obtained. A specific manufacturing method for configuring the above invention will be explained using the drawings.
第2図aの如く、無機膜13に所定寸法よりやや大きめ
の開、ロバターンをホトレジスト[14GC形成し、エ
ツチングして開口15′を形成する。As shown in FIG. 2A, an opening 15' is formed in the inorganic film 13 by forming an opening slightly larger than a predetermined size with a photoresist [14GC], and etching the opening 15'.
この後高分子樹脂膜をエツチングする前に、第2のホト
レジスト膜14′を形成し、開口15′の内側に、所定
寸法のホトレジスト開ロバターンを形成したのち(第2
図b)、高分子樹脂膜12をエツチングし、所定の開口
15”を形成する(第2図C)。この後ホトレジストを
除去する(第2図d)。次いで公知の金属蒸着技術およ
びその加工技術を用いて上記開口部分15″に金属電極
膜16を設ける。このように、高分子樹脂膜には所定寸
法の開口を形成し、この上の無機膜には所定寸法より大
なる開口を形成することにより、オー以下、実施例を用
いて詳述する。After this, before etching the polymer resin film, a second photoresist film 14' is formed, and a photoresist opening pattern of a predetermined size is formed inside the opening 15'.
(b), the polymer resin film 12 is etched to form a predetermined opening 15'' (FIG. 2C). After that, the photoresist is removed (FIG. 2d). Next, a known metal vapor deposition technique and its processing are used. A metal electrode film 16 is provided in the opening portion 15'' using a technique. In this way, an opening with a predetermined size is formed in the polymer resin film, and an opening with a larger size than the predetermined size is formed in the inorganic film thereon.
実施例1
第2図を用いて実施例を説明する。基板11にSiを用
い、表面を熱酸化してSiO2膜(図示していない)を
形成したのち第1層配線溝体層を形成した(図示してい
ない)。第↓層配線溝体層は厚さ1μmのAtとした。Example 1 An example will be described using FIG. 2. Using Si as the substrate 11, the surface was thermally oxidized to form a SiO2 film (not shown), and then a first wiring trench layer was formed (not shown). The ↓th layer wiring trench layer was made of At with a thickness of 1 μm.
次いで高分子樹脂膜12としてポリイミド・インインド
ロ・ヤナリゾリンジオン(以下PIKと略称する)のプ
レポリマー液を回転塗布し、加熱硬化してPIK膜1膜
上2成した。PIKのプレポリマー液には、粘度0.6
Pa−8,濃度izowtst用い、4000rpmで
回転塗布して加熱硬化後0.8μmの厚さのPIK膜1
膜上2た。この後無機膜3として厚さ0.5μmにプラ
ズマCVD法により窒化シリコン膜を形成した。しかる
のちホトレジスト14に0MR83を用い、10μmφ
の開口孔を有するマスクパターンを露光、感光させたの
ち、上記窒化シリコン膜13をエツチングした。本実施
例では、CF、を用いたドライエッチでエツチングした
。Next, as a polymer resin film 12, a prepolymer solution of polyimide-in-indolo-yanarizolinedione (hereinafter abbreviated as PIK) was spin-coated and cured by heating to form two PIK films on top of one PIK film. PIK prepolymer liquid has a viscosity of 0.6
PIK film 1 with a thickness of 0.8 μm after being heated and cured by spin coating at 4000 rpm using Pa-8 and concentration izowtst.
2 on the membrane. Thereafter, a silicon nitride film was formed as an inorganic film 3 to a thickness of 0.5 μm by plasma CVD. After that, 0MR83 was used as the photoresist 14, and the diameter was 10 μm.
After exposing and exposing a mask pattern having openings, the silicon nitride film 13 was etched. In this example, etching was performed by dry etching using CF.
勿論ウェットエッチでも可能である。次いで再度ホトレ
ジスト膜14′を、0MR83を用いて、8μmφの開
口孔を有する所定寸法のマスクパターンを露光現像し、
上記PIK膜2をヒドラジンヒトラードとエチレンジア
ミンの混合エッチ液でエッチし、開口151を形成した
。この後ホトレジはく離削8502(東京応化製商品名
)を用いて上記ホトレジスト膜を除去した。このように
して第2図dに示した断面構造のスルーポールが形成で
きた。次いで、公知の導電配線形成技術を用いて、第2
図eに示した様に、膜厚1μmのAt配線16を形成し
た。開口部の肩部および段差部での断線は生ぜず、良好
な導電パターンが形成できた。Of course, wet etching is also possible. Next, the photoresist film 14' was exposed and developed again using 0MR83 to form a mask pattern of a predetermined size having an opening hole of 8 μmφ.
The PIK film 2 was etched with a mixed etchant of hydrazine hydrogen chloride and ethylenediamine to form an opening 151. Thereafter, the photoresist film was removed using Photoresist Peeling 8502 (trade name, manufactured by Tokyo Ohka Co., Ltd.). In this way, a through pole having the cross-sectional structure shown in FIG. 2d was formed. Next, using a known conductive wiring formation technique, a second
As shown in Figure e, an At wiring 16 with a thickness of 1 μm was formed. No breakage occurred at the shoulder or step portion of the opening, and a good conductive pattern could be formed.
以上、詳述した様に、本発明は開口部分を有した高分子
樹脂膜上に、該開口より大なる開口を有する無機絶縁膜
を設けることにより断線の無いスルーホールを提供し得
る点工業的利益大なるもの゛である。As detailed above, the present invention provides an inorganic insulating film having an opening larger than the opening on a polymer resin film having an opening, thereby providing a through hole without disconnection. It's a huge profit.
本発明は、上詳の実施例に限定されるものでなく、当業
者であれば膜材料あるいはフォトレジ材料等容易に他の
ものを適用できることは明瞭であるが、それ等は何んら
本発明の権利範囲を逸脱するるものではないことは明ら
かである。The present invention is not limited to the above-described embodiments, and it is clear that those skilled in the art can easily apply other materials such as film materials or photoresist materials; It is clear that the invention does not fall outside the scope of the right of the invention.
第1図は従来技術を説明する工程断面図、第2図は本発
明の一実施例としての複合絶縁膜の製造工程断面図でお
る。
11・・・基板、12・・・高分子樹脂膜、13・・・
無機膜、14.14’・・・ホトレジスト、15.15
’ 。
゛二、ニーL
vi1図
扁 2 図FIG. 1 is a cross-sectional view of a process for explaining a conventional technique, and FIG. 2 is a cross-sectional view of a manufacturing process of a composite insulating film as an embodiment of the present invention. 11... Substrate, 12... Polymer resin film, 13...
Inorganic film, 14.14'... Photoresist, 15.15
'.゛2, Ni L vi1 fig. 2 fig.
Claims (1)
した高分子樹脂膜と、該樹脂膜上に形成された無機絶縁
膜とを有する複合絶縁膜において、上記無機絶縁膜は上
記開口を内側に含んだ開口窓を有してなることを特徴と
する複合絶縁膜。 2 基板上に高分子樹脂膜を形成する工程、次いで該膜
上に無機絶縁膜を形成する工程、次いで第1のホトレジ
スト膜を使用して上記絶縁膜に所定の開口部分を形成す
る工程、次いで、上記ホトレジスト膜および開口部分に
第2のホトレジスト膜を形成すや工程、久いで、上記第
2のホトレジスト膜を使用して上記開口部分の高分子樹
脂膜に所定の開口窓を形成する工程、次いで、上記第1
および第2のホトレジスト膜を除去する工程とを有する
ことを特徴とする複合絶縁膜のエツチング方法。[Claims] 1. A composite insulating film comprising a substrate, a polymer resin film formed on the substrate and having at least an opening, and an inorganic insulating film formed on the resin film. . A composite insulating film, wherein the inorganic insulating film has an opening window that includes the opening inside. 2. Forming a polymer resin film on the substrate, then forming an inorganic insulating film on the film, then forming a predetermined opening in the insulating film using a first photoresist film, and then Immediately a step of forming a second photoresist film on the photoresist film and the opening portion, and then a step of forming a predetermined opening window in the polymer resin film of the opening portion using the second photoresist film. Then, the first
and a step of removing the second photoresist film.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16019781A JPS5861648A (en) | 1981-10-09 | 1981-10-09 | Composite insulating film and etching method therefor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16019781A JPS5861648A (en) | 1981-10-09 | 1981-10-09 | Composite insulating film and etching method therefor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5861648A true JPS5861648A (en) | 1983-04-12 |
Family
ID=15709902
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16019781A Pending JPS5861648A (en) | 1981-10-09 | 1981-10-09 | Composite insulating film and etching method therefor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5861648A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62183590A (en) * | 1986-02-07 | 1987-08-11 | Nec Corp | Manufacture of buried-type semiconductor laser element |
-
1981
- 1981-10-09 JP JP16019781A patent/JPS5861648A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62183590A (en) * | 1986-02-07 | 1987-08-11 | Nec Corp | Manufacture of buried-type semiconductor laser element |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4367119A (en) | Planar multi-level metal process with built-in etch stop | |
US4894351A (en) | Method for making a silicon IC with planar double layer metal conductors system | |
JP3630777B2 (en) | Multi-chip module manufacturing method | |
US4447824A (en) | Planar multi-level metal process with built-in etch stop | |
US4536249A (en) | Integrated circuit processing methods | |
JP2553079B2 (en) | Via formation method | |
JPH06268378A (en) | Formation method for via hole of multilayer interconnection board | |
JPS5861648A (en) | Composite insulating film and etching method therefor | |
JPS58184741A (en) | Manufacture of semiconductor device | |
JPH10163198A (en) | Semiconductor device and its manufacture | |
JPS6360539B2 (en) | ||
JPS5842255A (en) | Semiconductor mounting substrate having multilayer wiring and manufacture thereof | |
JPS6342144A (en) | Structure of multilayer interconnection | |
JPH05243217A (en) | Manufacture of semiconductor device | |
JPS5955038A (en) | Formation of multilayer wiring | |
JPS62221119A (en) | Formation of through-hole | |
JPH0289318A (en) | Manufacture of multilayer interconnected semiconductor integrated circuit device | |
JPS6015948A (en) | Manufacture of semiconductor device | |
JPS6365642A (en) | Formation of connection hole | |
JPS58155A (en) | Manufacture of semiconductor device | |
JPH03263896A (en) | Manufacture of multilayer wiring board | |
JPH06140397A (en) | Method for forming multilayer wiring | |
JPH09172075A (en) | Manufacture for interlayer connection hole in multilayer wiring of semiconductor device | |
JPH0330295B2 (en) | ||
JPH05160126A (en) | Formation of multilayer wiring |