JPS5860496A - 主記憶装置の裏番地のアクセス方式 - Google Patents
主記憶装置の裏番地のアクセス方式Info
- Publication number
- JPS5860496A JPS5860496A JP56159059A JP15905981A JPS5860496A JP S5860496 A JPS5860496 A JP S5860496A JP 56159059 A JP56159059 A JP 56159059A JP 15905981 A JP15905981 A JP 15905981A JP S5860496 A JPS5860496 A JP S5860496A
- Authority
- JP
- Japan
- Prior art keywords
- register
- address
- main memory
- program
- main storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56159059A JPS5860496A (ja) | 1981-10-06 | 1981-10-06 | 主記憶装置の裏番地のアクセス方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56159059A JPS5860496A (ja) | 1981-10-06 | 1981-10-06 | 主記憶装置の裏番地のアクセス方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5860496A true JPS5860496A (ja) | 1983-04-09 |
| JPS6131494B2 JPS6131494B2 (https=) | 1986-07-21 |
Family
ID=15685317
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56159059A Granted JPS5860496A (ja) | 1981-10-06 | 1981-10-06 | 主記憶装置の裏番地のアクセス方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5860496A (https=) |
-
1981
- 1981-10-06 JP JP56159059A patent/JPS5860496A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6131494B2 (https=) | 1986-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0218523B1 (en) | programmable access memory | |
| EP0447736B1 (en) | Multiprocessor system having distributed shared resources and dynamic and selective global data replication and method therefor | |
| US4079453A (en) | Method and apparatus to test address formulation in an advanced computer system | |
| US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
| US3840864A (en) | Multiple memory unit controller | |
| US5018064A (en) | Virtual computer system | |
| JPS588018B2 (ja) | 多重プロセッサシステム | |
| JPS5860496A (ja) | 主記憶装置の裏番地のアクセス方式 | |
| JPS6132703B2 (https=) | ||
| JPH0246970B2 (ja) | Memorikakuchohoshiki | |
| JPS5856058A (ja) | 仮想計算機システムcp常駐ボリユ−ムのdasd共用管理方式 | |
| JP2716254B2 (ja) | リストベクトル処理装置 | |
| JP2524376B2 (ja) | 命令フェッチ方式 | |
| JPS6220034A (ja) | プログラム状態語切換制御方式 | |
| JP2581298B2 (ja) | メモリアクセス権情報供給機構 | |
| JP2506591B2 (ja) | 補助処理装置 | |
| JP2798492B2 (ja) | リストベクトル処理装置 | |
| JPS5875229A (ja) | デ−タ処理装置のプ−トロ−ド方式 | |
| JPS59139199A (ja) | 記憶保護方式 | |
| JPS59121455A (ja) | プレフイクシング方式 | |
| JPS6223896B2 (https=) | ||
| JPH0833825B2 (ja) | マイクロプロセッサ | |
| JPS6053895B2 (ja) | 情報処理装置 | |
| JPS6115235A (ja) | 中央処理装置 | |
| JPH0157374B2 (https=) |