JPS5859685A - 同期クロツク発生回路 - Google Patents
同期クロツク発生回路Info
- Publication number
- JPS5859685A JPS5859685A JP15751781A JP15751781A JPS5859685A JP S5859685 A JPS5859685 A JP S5859685A JP 15751781 A JP15751781 A JP 15751781A JP 15751781 A JP15751781 A JP 15751781A JP S5859685 A JPS5859685 A JP S5859685A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- signal
- phase
- signals
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
- H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
- H04N7/0352—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for regeneration of the clock signal
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15751781A JPS5859685A (ja) | 1981-10-05 | 1981-10-05 | 同期クロツク発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15751781A JPS5859685A (ja) | 1981-10-05 | 1981-10-05 | 同期クロツク発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5859685A true JPS5859685A (ja) | 1983-04-08 |
| JPS6317391B2 JPS6317391B2 (cs) | 1988-04-13 |
Family
ID=15651398
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15751781A Granted JPS5859685A (ja) | 1981-10-05 | 1981-10-05 | 同期クロツク発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5859685A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6024790A (ja) * | 1983-07-20 | 1985-02-07 | Hitachi Ltd | 同期クロツク発生回路 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54104236A (en) * | 1978-02-02 | 1979-08-16 | Nippon Hoso Kyokai <Nhk> | Synchronizing-signal-phase coupled circuit |
-
1981
- 1981-10-05 JP JP15751781A patent/JPS5859685A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54104236A (en) * | 1978-02-02 | 1979-08-16 | Nippon Hoso Kyokai <Nhk> | Synchronizing-signal-phase coupled circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6024790A (ja) * | 1983-07-20 | 1985-02-07 | Hitachi Ltd | 同期クロツク発生回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6317391B2 (cs) | 1988-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6917661B1 (en) | Method, architecture and circuitry for controlling pulse width in a phase and/or frequency detector | |
| US6636993B1 (en) | System and method for automatic deskew across a high speed, parallel interconnection | |
| KR100295121B1 (ko) | 클럭 복구 회로 | |
| US6862296B1 (en) | Receive deserializer circuit for framing parallel data | |
| US4673979A (en) | Digital data reproducing system | |
| JP2597239B2 (ja) | ディジタル位相同期ループ及び該ディジタル位相同期ループを具える受信機及びその制御方法 | |
| US4489421A (en) | Digital message transmission system employing pulse stuffing and having two plesiochronic sampling clocks | |
| US6934347B2 (en) | Method for recovering a clock signal in a telecommunications system and circuit thereof | |
| JPS5859685A (ja) | 同期クロツク発生回路 | |
| US5388100A (en) | Receiving circuit for digital data transmitted by wireless communication | |
| RU2003136099A (ru) | Способ и схема синхронного приема при высокоскоростной передаче данных от абонента на центральный узел в системе оптической передачи данных | |
| CN117176313A (zh) | 单通道通信解码方法及解码电路 | |
| JP2693758B2 (ja) | フレームパルス発生方式 | |
| US6438155B1 (en) | Decoding chip streams | |
| JPS58172081A (ja) | 同期クロツク発生回路 | |
| JP3485449B2 (ja) | クロック分周切替回路 | |
| US6181757B1 (en) | Retiming method and means | |
| JPS6320051B2 (cs) | ||
| JPS587945A (ja) | デジタル信号伝送系 | |
| JPH06291753A (ja) | データ伝送装置 | |
| SU1790035A1 (ru) | Mhoгokahaльhaя цифpobaя cиctema cbязи | |
| JP3110084B2 (ja) | 受信タイミング制御装置 | |
| JP2769530B2 (ja) | ビット位相同期回路 | |
| JPH0595566A (ja) | デイジタル信号伝送装置 | |
| EP1209912A1 (en) | Slicing circuit |