JPS5856549A - バス駆動回路 - Google Patents

バス駆動回路

Info

Publication number
JPS5856549A
JPS5856549A JP56154976A JP15497681A JPS5856549A JP S5856549 A JPS5856549 A JP S5856549A JP 56154976 A JP56154976 A JP 56154976A JP 15497681 A JP15497681 A JP 15497681A JP S5856549 A JPS5856549 A JP S5856549A
Authority
JP
Japan
Prior art keywords
signal
transmission
clock
outputted
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56154976A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0119671B2 (enExample
Inventor
Tsuguhito Serizawa
芹沢　亜人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56154976A priority Critical patent/JPS5856549A/ja
Publication of JPS5856549A publication Critical patent/JPS5856549A/ja
Publication of JPH0119671B2 publication Critical patent/JPH0119671B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Small-Scale Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56154976A 1981-09-30 1981-09-30 バス駆動回路 Granted JPS5856549A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56154976A JPS5856549A (ja) 1981-09-30 1981-09-30 バス駆動回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56154976A JPS5856549A (ja) 1981-09-30 1981-09-30 バス駆動回路

Publications (2)

Publication Number Publication Date
JPS5856549A true JPS5856549A (ja) 1983-04-04
JPH0119671B2 JPH0119671B2 (enExample) 1989-04-12

Family

ID=15595987

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56154976A Granted JPS5856549A (ja) 1981-09-30 1981-09-30 バス駆動回路

Country Status (1)

Country Link
JP (1) JPS5856549A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6098741A (ja) * 1983-10-28 1985-06-01 スペリー　コーポレイシヨン 二方向通信システム
JPH03157030A (ja) * 1989-08-28 1991-07-05 Hitachi Ltd データ処理装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6098741A (ja) * 1983-10-28 1985-06-01 スペリー　コーポレイシヨン 二方向通信システム
JPH03157030A (ja) * 1989-08-28 1991-07-05 Hitachi Ltd データ処理装置

Also Published As

Publication number Publication date
JPH0119671B2 (enExample) 1989-04-12

Similar Documents

Publication Publication Date Title
US5798969A (en) Data output buffer control circuit of a synchronous semiconductor memory device
EP0287119B1 (en) Serial data processor capable of transferring data at a high speed
EP1271285A2 (en) Low latency clock distribution
US11902015B2 (en) Multi-channel signal synchronization system, circuit, and method
US6178206B1 (en) Method and apparatus for source synchronous data transfer
US5117443A (en) Method and apparatus for operating at fractional speeds in synchronous systems
JP2914267B2 (ja) 集積回路のデータ転送方法およびその装置
JPH10222243A (ja) データ転送の間にサブシステム・クロックに一時的に同期される自由走行クロックを有するプロセッサを含むシステム
US5225723A (en) Circuitry for the timing data output enable pulses
US5767701A (en) Synchronous contention prevention logic for bi-directional signals
EP3934102B1 (en) Multi-stage drive data transmission circuit and data transmission method
US3577128A (en) Synchronizing clock system
US5903508A (en) Input buffer of memory device for reducing current consumption in standby mode
JPH0326107A (ja) 論理回路
JPS5856549A (ja) バス駆動回路
US5825834A (en) Fast response system implementing a sampling clock for extracting stable clock information from a serial data stream with defined jitter characeristics and method therefor
US6529570B1 (en) Data synchronizer for a multiple rate clock source and method thereof
US5303365A (en) Clock generation in a multi-chip computer system
US20020078328A1 (en) Pulse-controlled micropipeline architecture
JP3307963B2 (ja) スキュークランプ
JP3246443B2 (ja) 同期式バッファ回路及びこれを用いたデータ伝送回路
JPH10117187A (ja) クロックスイッチング中のセルデータ損失防止のための装置及び方法
JPS6195648A (ja) デ−タ転送方式
JPH1115783A (ja) 同期回路
US5268931A (en) Data communication system