JPS5851558A - Mos型半導体装置 - Google Patents
Mos型半導体装置Info
- Publication number
- JPS5851558A JPS5851558A JP56150396A JP15039681A JPS5851558A JP S5851558 A JPS5851558 A JP S5851558A JP 56150396 A JP56150396 A JP 56150396A JP 15039681 A JP15039681 A JP 15039681A JP S5851558 A JPS5851558 A JP S5851558A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- layer
- semiconductor substrate
- mos type
- type semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56150396A JPS5851558A (ja) | 1981-09-22 | 1981-09-22 | Mos型半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56150396A JPS5851558A (ja) | 1981-09-22 | 1981-09-22 | Mos型半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5851558A true JPS5851558A (ja) | 1983-03-26 |
| JPS6410943B2 JPS6410943B2 (enExample) | 1989-02-22 |
Family
ID=15496060
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56150396A Granted JPS5851558A (ja) | 1981-09-22 | 1981-09-22 | Mos型半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5851558A (enExample) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5098791A (enExample) * | 1973-12-27 | 1975-08-06 | ||
| JPS5279787A (en) * | 1975-12-26 | 1977-07-05 | Toshiba Corp | Integrated circuit device |
| JPS5518006A (en) * | 1978-07-25 | 1980-02-07 | Toshiba Corp | Mos-type dynamic memory |
-
1981
- 1981-09-22 JP JP56150396A patent/JPS5851558A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5098791A (enExample) * | 1973-12-27 | 1975-08-06 | ||
| JPS5279787A (en) * | 1975-12-26 | 1977-07-05 | Toshiba Corp | Integrated circuit device |
| JPS5518006A (en) * | 1978-07-25 | 1980-02-07 | Toshiba Corp | Mos-type dynamic memory |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6410943B2 (enExample) | 1989-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7928759B2 (en) | Low power consumption MIS semiconductor device | |
| US4377756A (en) | Substrate bias circuit | |
| CN105051821B (zh) | 用于过电压事件保护的设备及方法 | |
| JP3001454B2 (ja) | 半導体装置 | |
| US4578694A (en) | Inverter circuit provided with gate protection | |
| JPH08181598A (ja) | 半導体装置 | |
| US11482520B2 (en) | Semiconductor device and electrostatic discharge protection method | |
| KR940022843A (ko) | 고속동작 및 저전원공급전원에 적합한 쎌구조를 가지는 불휘발성 반도체 집적회로 | |
| Mulaosmanovic et al. | Investigation of the turn-ON of T-RAM cells under transient conditions | |
| JPS5851558A (ja) | Mos型半導体装置 | |
| CN104579308A (zh) | 一种改善电平转换电路负偏压温度不稳定性的恢复电路 | |
| US4642491A (en) | Single transistor driver circuit | |
| US6834007B2 (en) | Semiconductor memory device | |
| JP2957181B2 (ja) | 半導体集積回路 | |
| KR940005725B1 (ko) | 반도체 기억장치 및 그 캐리어주입방지방법 | |
| JPS5950224B2 (ja) | 半導体装置 | |
| JPH06215574A (ja) | メモリシステム | |
| EP0948136A2 (en) | Apparatus, and associated method, for preventing occurence of latch-up in an electronic circuit | |
| US20090302885A1 (en) | Two transistor tie circuit with body biasing | |
| JPS6216554B2 (enExample) | ||
| Dumbri et al. | Static RAMs with microwatt data retention capability | |
| JPS6285460A (ja) | 半導体装置 | |
| JPH04317372A (ja) | 半導体記憶装置 | |
| JPS59163849A (ja) | 半導体集積回路 | |
| JPH0325946B2 (enExample) |