JPS5829195A - 半導体メモリ - Google Patents

半導体メモリ

Info

Publication number
JPS5829195A
JPS5829195A JP56125186A JP12518681A JPS5829195A JP S5829195 A JPS5829195 A JP S5829195A JP 56125186 A JP56125186 A JP 56125186A JP 12518681 A JP12518681 A JP 12518681A JP S5829195 A JPS5829195 A JP S5829195A
Authority
JP
Japan
Prior art keywords
circuit
address
memory cell
column
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56125186A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0213394B2 (enrdf_load_stackoverflow
Inventor
Ryoichi Hori
堀　陵一
Kiyoo Ito
清男 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56125186A priority Critical patent/JPS5829195A/ja
Publication of JPS5829195A publication Critical patent/JPS5829195A/ja
Publication of JPH0213394B2 publication Critical patent/JPH0213394B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Semiconductor Memories (AREA)
JP56125186A 1981-08-12 1981-08-12 半導体メモリ Granted JPS5829195A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56125186A JPS5829195A (ja) 1981-08-12 1981-08-12 半導体メモリ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56125186A JPS5829195A (ja) 1981-08-12 1981-08-12 半導体メモリ

Publications (2)

Publication Number Publication Date
JPS5829195A true JPS5829195A (ja) 1983-02-21
JPH0213394B2 JPH0213394B2 (enrdf_load_stackoverflow) 1990-04-04

Family

ID=14904031

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56125186A Granted JPS5829195A (ja) 1981-08-12 1981-08-12 半導体メモリ

Country Status (1)

Country Link
JP (1) JPS5829195A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59160890A (ja) * 1983-03-01 1984-09-11 Nec Corp メモリ回路
JPS60246091A (ja) * 1984-05-21 1985-12-05 Hitachi Ltd アドレスバツフア回路
KR100482766B1 (ko) * 2002-07-16 2005-04-14 주식회사 하이닉스반도체 메모리 소자의 컬럼 선택 제어 신호 발생 회로
US8930739B2 (en) 2007-11-15 2015-01-06 Samsung Electronics Co., Ltd. Memory controller

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59160890A (ja) * 1983-03-01 1984-09-11 Nec Corp メモリ回路
JPS60246091A (ja) * 1984-05-21 1985-12-05 Hitachi Ltd アドレスバツフア回路
KR100482766B1 (ko) * 2002-07-16 2005-04-14 주식회사 하이닉스반도체 메모리 소자의 컬럼 선택 제어 신호 발생 회로
US8930739B2 (en) 2007-11-15 2015-01-06 Samsung Electronics Co., Ltd. Memory controller

Also Published As

Publication number Publication date
JPH0213394B2 (enrdf_load_stackoverflow) 1990-04-04

Similar Documents

Publication Publication Date Title
US6351427B1 (en) Stored write scheme for high speed/wide bandwidth memory devices
US5276642A (en) Method for performing a split read/write operation in a dynamic random access memory
US4412313A (en) Random access memory system having high-speed serial data paths
US20010037429A1 (en) Balanced switching method and circuit
JP3170146B2 (ja) 半導体記憶装置
JP3754593B2 (ja) データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法
US6337830B1 (en) Integrated clocking latency and multiplexer control technique for double data rate (DDR) synchronous dynamic random access memory (SDRAM) device data paths
JP3577119B2 (ja) 半導体記憶装置
JPS6213758B2 (enrdf_load_stackoverflow)
JP2888201B2 (ja) 半導体メモリ集積回路
US20020138685A1 (en) Look-ahead, wrap-around first-in, first-out integrated (FIFO) circuit device architecture
JPH10269779A (ja) 同期式ランダムアクセスメモリ
JPS63127492A (ja) 半導体記憶装置
JPH0283891A (ja) 半導体メモリ
US6633503B2 (en) Voltage differential sensing circuit and methods of using same
JPH028399B2 (enrdf_load_stackoverflow)
JPS5829195A (ja) 半導体メモリ
JP2837127B2 (ja) デュアルポートメモリ装置及びそのシリアルデータ出力方法
KR100269059B1 (ko) 반도체 메모리 장치
KR970005411B1 (ko) 선택적인 행 기입 능력을 가진 판독/기입 메모리 및 이러한 메모리에 테이타를 기입하는 방법
JPH02226581A (ja) ダイナミックメモリ
JPH01196790A (ja) 半導体メモリ装置
JPH07307090A (ja) 半導体記憶装置
US6285617B1 (en) Semiconductor memory device preventing malfunction during refresh operation even when noise is superimposed on control signal
US6862225B2 (en) Buffer for a split cache line access