JPS5829188A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS5829188A
JPS5829188A JP56128100A JP12810081A JPS5829188A JP S5829188 A JPS5829188 A JP S5829188A JP 56128100 A JP56128100 A JP 56128100A JP 12810081 A JP12810081 A JP 12810081A JP S5829188 A JPS5829188 A JP S5829188A
Authority
JP
Japan
Prior art keywords
storage
speed buffer
data
high speed
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56128100A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6126703B2 (enrdf_load_stackoverflow
Inventor
Hideo Hayashi
英男 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56128100A priority Critical patent/JPS5829188A/ja
Publication of JPS5829188A publication Critical patent/JPS5829188A/ja
Publication of JPS6126703B2 publication Critical patent/JPS6126703B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0613—Improving I/O performance in relation to throughput
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0656—Data buffering arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56128100A 1981-08-15 1981-08-15 情報処理装置 Granted JPS5829188A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56128100A JPS5829188A (ja) 1981-08-15 1981-08-15 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56128100A JPS5829188A (ja) 1981-08-15 1981-08-15 情報処理装置

Publications (2)

Publication Number Publication Date
JPS5829188A true JPS5829188A (ja) 1983-02-21
JPS6126703B2 JPS6126703B2 (enrdf_load_stackoverflow) 1986-06-21

Family

ID=14976389

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56128100A Granted JPS5829188A (ja) 1981-08-15 1981-08-15 情報処理装置

Country Status (1)

Country Link
JP (1) JPS5829188A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60258660A (ja) * 1984-06-05 1985-12-20 Fujitsu Ltd キヤシユメモリ制御方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60258660A (ja) * 1984-06-05 1985-12-20 Fujitsu Ltd キヤシユメモリ制御方式

Also Published As

Publication number Publication date
JPS6126703B2 (enrdf_load_stackoverflow) 1986-06-21

Similar Documents

Publication Publication Date Title
US5420984A (en) Apparatus and method for rapid switching between control of first and second DMA circuitry to effect rapid switching beween DMA communications
US5335327A (en) External memory control techniques with multiprocessors improving the throughput of data between a hierarchically upper processing unit and an external memory with efficient use of a cache memory
JPS58147879A (ja) キヤツシユメモリ制御方式
JPS5829188A (ja) 情報処理装置
JPS6145272B2 (enrdf_load_stackoverflow)
JPH08235092A (ja) データ転送制御装置
CN117055811A (zh) 一种总线访问命令处理方法、装置、芯片及存储介质
JP3710351B2 (ja) データ処理装置
JP3165598B2 (ja) 先入先出メモリのバスインタフェース装置
JP4111645B2 (ja) キャッシュミスした後のメモリバスアクセス制御方式
JP3574693B2 (ja) 命令処理プロセッサ
JP3479246B2 (ja) 命令のペンディングによる追い越し回路
JPS5854478A (ja) 主記憶制御方法
JP2711840B2 (ja) データ転送制御装置
JP2580587B2 (ja) アドレス変換バッファ
JPS6019816B2 (ja) マイクロプログラム制御アダプタ
JPH02236651A (ja) メモリバッファ
JPS59203291A (ja) デ−タ処理装置
JPH02132515A (ja) 先読み制御方式
JPH05233159A (ja) ２重化補助記憶システム
JPH04340143A (ja) ディジタル計算機
JPH1055303A (ja) メモリシステム
JPH02148149A (ja) メモリシステム
JPH02226447A (ja) コンピユータ・システムおよびその記憶装置アクセス方法
JPH0460729A (ja) 情報処理装置