JPS5825723A - 分周方式 - Google Patents
分周方式Info
- Publication number
- JPS5825723A JPS5825723A JP12451881A JP12451881A JPS5825723A JP S5825723 A JPS5825723 A JP S5825723A JP 12451881 A JP12451881 A JP 12451881A JP 12451881 A JP12451881 A JP 12451881A JP S5825723 A JPS5825723 A JP S5825723A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- terminal
- output
- counting
- duty cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12451881A JPS5825723A (ja) | 1981-08-08 | 1981-08-08 | 分周方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12451881A JPS5825723A (ja) | 1981-08-08 | 1981-08-08 | 分周方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5825723A true JPS5825723A (ja) | 1983-02-16 |
| JPH0331015B2 JPH0331015B2 (enExample) | 1991-05-02 |
Family
ID=14887456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12451881A Granted JPS5825723A (ja) | 1981-08-08 | 1981-08-08 | 分周方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5825723A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6073167A (ja) * | 1983-09-28 | 1985-04-25 | Nippon Piston Ring Co Ltd | カムシャフトの製造方法 |
| JPH0422521A (ja) * | 1990-05-15 | 1992-01-27 | Masanobu Nakamura | カムシャフトの製造装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54154964A (en) * | 1978-05-29 | 1979-12-06 | Nec Corp | Programable counter |
-
1981
- 1981-08-08 JP JP12451881A patent/JPS5825723A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54154964A (en) * | 1978-05-29 | 1979-12-06 | Nec Corp | Programable counter |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6073167A (ja) * | 1983-09-28 | 1985-04-25 | Nippon Piston Ring Co Ltd | カムシャフトの製造方法 |
| JPH0422521A (ja) * | 1990-05-15 | 1992-01-27 | Masanobu Nakamura | カムシャフトの製造装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0331015B2 (enExample) | 1991-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6208275B1 (en) | Method and apparatus for digital concatenation | |
| US5327019A (en) | Double edge single data flip-flop circuitry | |
| JPH03184425A (ja) | データ語変換用回路装置 | |
| JPS5825723A (ja) | 分周方式 | |
| JPH02196362A (ja) | 優先順位判定装置 | |
| EP0661820A2 (en) | Parallel-to-serial data conversion circuit | |
| ATE57783T1 (de) | Signalauswaehlkreis. | |
| JPH04165810A (ja) | パルス発生回路 | |
| JPS61154221A (ja) | 多数決回路 | |
| JPS6126853B2 (enExample) | ||
| SU1441395A1 (ru) | Сумматор-умножитель по модулю три | |
| KR890000228Y1 (ko) | 텔레텍스트 정보전송용 부호화장치 | |
| KR920000463Y1 (ko) | 오디오 입력신호 선택회로 | |
| JP2508291B2 (ja) | シリアル入出力回路 | |
| SU1221657A2 (ru) | Устройство дл ввода информации | |
| JPH025127A (ja) | 一桁bcdコード累積加算回路 | |
| JPS61166664A (ja) | デ−タ転送装置 | |
| JPH0795047A (ja) | 分周回路 | |
| JPS6115640Y2 (enExample) | ||
| JPS63151223A (ja) | デコ−ド回路 | |
| JPH0697816A (ja) | カウンタ回路 | |
| JPS59210728A (ja) | パルス列発生回路 | |
| JPS6314543A (ja) | シリアル・パラレル変換回路 | |
| JPH04119721A (ja) | 非同期信号選択回路 | |
| JPS6184123A (ja) | 論理集積回路 |