JPS58223916A - 3値レベルクロツク発生回路 - Google Patents
3値レベルクロツク発生回路Info
- Publication number
- JPS58223916A JPS58223916A JP57107815A JP10781582A JPS58223916A JP S58223916 A JPS58223916 A JP S58223916A JP 57107815 A JP57107815 A JP 57107815A JP 10781582 A JP10781582 A JP 10781582A JP S58223916 A JPS58223916 A JP S58223916A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- power supply
- output terminal
- clock
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000008878 coupling Effects 0.000 claims abstract description 15
- 238000010168 coupling process Methods 0.000 claims abstract description 15
- 238000005859 coupling reaction Methods 0.000 claims abstract description 15
- 239000003990 capacitor Substances 0.000 claims abstract description 12
- 230000005669 field effect Effects 0.000 claims description 10
- 230000015654 memory Effects 0.000 description 8
- 239000000758 substrate Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57107815A JPS58223916A (ja) | 1982-06-23 | 1982-06-23 | 3値レベルクロツク発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57107815A JPS58223916A (ja) | 1982-06-23 | 1982-06-23 | 3値レベルクロツク発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58223916A true JPS58223916A (ja) | 1983-12-26 |
| JPH0459807B2 JPH0459807B2 (https=) | 1992-09-24 |
Family
ID=14468730
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57107815A Granted JPS58223916A (ja) | 1982-06-23 | 1982-06-23 | 3値レベルクロツク発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58223916A (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100787326B1 (ko) | 2005-10-26 | 2007-12-21 | 산요덴키가부시키가이샤 | 3치 펄스 발생 회로 |
-
1982
- 1982-06-23 JP JP57107815A patent/JPS58223916A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100787326B1 (ko) | 2005-10-26 | 2007-12-21 | 산요덴키가부시키가이샤 | 3치 펄스 발생 회로 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0459807B2 (https=) | 1992-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4586163A (en) | Multi-bit-per-cell read only memory circuit | |
| US6373315B2 (en) | Signal potential conversion circuit | |
| JP2652694B2 (ja) | 昇圧回路 | |
| JPH06311732A (ja) | 昇圧回路 | |
| JPH0640621B2 (ja) | Mos型集積回路装置 | |
| WO1995020268A1 (en) | Semiconductor device | |
| JPS61267414A (ja) | 対称出力相補バツフア回路 | |
| JP3151329B2 (ja) | データ出力回路 | |
| JP4306821B2 (ja) | 半導体記憶装置 | |
| JPS6045512B2 (ja) | ダイナミック型シフトレジスタ回路 | |
| JPS58223916A (ja) | 3値レベルクロツク発生回路 | |
| JPH0353646B2 (https=) | ||
| JPH0422051B2 (https=) | ||
| JP2685690B2 (ja) | 電荷結合素子 | |
| JPS5881324A (ja) | 3値レベルクロツク発生回路 | |
| JP2785576B2 (ja) | レベル変換回路 | |
| JP2792018B2 (ja) | 差動増幅回路用レベル昇圧回路 | |
| JPH0570848B2 (https=) | ||
| JPS5919473Y2 (ja) | 論理回路 | |
| JPH09326687A (ja) | 半導体集積回路 | |
| JPS5883429A (ja) | 3値レベルクロツク発生回路 | |
| JPS63179614A (ja) | Cmos昇圧信号発生回路 | |
| JPH0682808B2 (ja) | Mos型半導体集積回路装置 | |
| JPS60213118A (ja) | 電圧比較回路 | |
| JPH08181918A (ja) | 昇圧回路及びこれを用いた固体撮像装置 |