JPS58195250A - デイジタル加算回路 - Google Patents

デイジタル加算回路

Info

Publication number
JPS58195250A
JPS58195250A JP57077066A JP7706682A JPS58195250A JP S58195250 A JPS58195250 A JP S58195250A JP 57077066 A JP57077066 A JP 57077066A JP 7706682 A JP7706682 A JP 7706682A JP S58195250 A JPS58195250 A JP S58195250A
Authority
JP
Japan
Prior art keywords
circuit
output
signal
input
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57077066A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0418334B2 (enrdf_load_stackoverflow
Inventor
Shunsuke Yoda
誉田　俊輔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57077066A priority Critical patent/JPS58195250A/ja
Publication of JPS58195250A publication Critical patent/JPS58195250A/ja
Publication of JPH0418334B2 publication Critical patent/JPH0418334B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/504—Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP57077066A 1982-05-08 1982-05-08 デイジタル加算回路 Granted JPS58195250A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57077066A JPS58195250A (ja) 1982-05-08 1982-05-08 デイジタル加算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57077066A JPS58195250A (ja) 1982-05-08 1982-05-08 デイジタル加算回路

Publications (2)

Publication Number Publication Date
JPS58195250A true JPS58195250A (ja) 1983-11-14
JPH0418334B2 JPH0418334B2 (enrdf_load_stackoverflow) 1992-03-27

Family

ID=13623416

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57077066A Granted JPS58195250A (ja) 1982-05-08 1982-05-08 デイジタル加算回路

Country Status (1)

Country Link
JP (1) JPS58195250A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0418334B2 (enrdf_load_stackoverflow) 1992-03-27

Similar Documents

Publication Publication Date Title
US5956265A (en) Boolean digital multiplier
US5325320A (en) Area efficient multiplier for use in an integrated circuit
EP0113391B1 (en) Digital multiplier and method for adding partial products in a digital multiplier
Patil et al. Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation
Huang et al. A high-performance CMOS redundant binary multiplication-and-accumulation (MAC) unit
JPH10307706A (ja) 半及び全加算器を用いたウォレスツリー乗算器
JPH04246723A (ja) 乗算器
US4740906A (en) Digital lattice filter with multiplexed fast adder/full adder for performing sequential multiplication and addition operations
US20080256165A1 (en) Full-Adder Modules and Multiplier Devices Using the Same
Gadakh et al. FPGA implementation of high speed vedic multiplier
JP2668180B2 (ja) 絶対値比較装置
Ulman et al. Highly parallel, fast scaling of numbers in nonredundant residue arithmetic
JPS58195250A (ja) デイジタル加算回路
JPH08221256A (ja) 乗算器及び積和演算装置
US5257217A (en) Area-efficient multiplier for use in an integrated circuit
EP1178397B1 (en) Carry save adders
Shanthi et al. Memory based hardware efficient implementation of FIR Filters
US7003538B2 (en) Process and apparatus for finite field multiplication (FFM)
Strandberg et al. Efficient realizations of squaring circuit and reciprocal used in adaptive sample rate notch filters
JP2002111447A (ja) ディジタルフィルタ
JPH1141107A (ja) デジタルデータの処理回路及びデジタルデータの処理方法
JP2838326B2 (ja) ディジタル乗算器
JPH0544047B2 (enrdf_load_stackoverflow)
Bi et al. An area-reduced scheme for modulo 2/sup n/-1 addition/subtraction
JPH07141148A (ja) パイプライン並列乗算器