JPS5817664A - 混成集積回路装置 - Google Patents

混成集積回路装置

Info

Publication number
JPS5817664A
JPS5817664A JP56115073A JP11507381A JPS5817664A JP S5817664 A JPS5817664 A JP S5817664A JP 56115073 A JP56115073 A JP 56115073A JP 11507381 A JP11507381 A JP 11507381A JP S5817664 A JPS5817664 A JP S5817664A
Authority
JP
Japan
Prior art keywords
element mounting
mounting region
wiring substrate
groove
heating element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56115073A
Other languages
English (en)
Inventor
Tsuneo Endo
恒雄 遠藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56115073A priority Critical patent/JPS5817664A/ja
Publication of JPS5817664A publication Critical patent/JPS5817664A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905Shape
    • H01L2224/49051Connectors having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 本発明は混成集積回路装置に関する。
混成集積回路装置()・イブリッドIC)Kあっては発
熱量の多い抵抗あるいは能動素子を組み込むことが多い
。この場合、温度依存性の高い素子(温度依存素子)は
安定して動作させるために前記発熱量の大きい素子(発
熱素子)の熱の影響を紡ぐ必要があり、従来はつぎのよ
うな構造を採用している。
川 発熱素子から温度依存素子を遠く離すよ5にレイア
ウトする。
(2)発熱素子をディスクリート部品とし、外付にする
か、または影響のない位置に半田付する。
(3)第1図に示すように、パワートランジスタのよう
な発熱素子1を搭載した基板2と、小信号トランジスタ
岬の温度依存素子3を搭載した配線基板4を分離し、か
つこれらの基板2.4を接着剤5を介して放熱板6に取
り付け、所望電極部間をワイヤ7で接続している。この
構造では、発熱素子1と温度依存素子3との間に空気が
介在するようにして熱の伝導を紡ぐ空気アイソレージ曹
ン構造を採用している。
しかし、これら従来の構造は熱の影響を防ぐために、発
熱素子と温度依存素子とを遠く離すために、高集積度化
が図れない欠点があるとともに、その組立に手間が掛る
等の難点がある。
したがって、本発明の目的は、組立が容易でかつ高集積
度化が図れる構造の混成集積回路装置を提供するととに
ある。
このような目的を達成するために本発明は、絶縁性の配
線基板の表面に温度依存性の高い温度依存素子と、発熱
量の大きい発熱素子を搭載してなる混成集積回路装置に
おいて、前記発熱素子取付領域と温度依存素子取付領域
との間の絶縁性の配線基板の裏面に両領域を区画するよ
うな方向km在する溝を設けておくものであって、以下
実施例により本発明を説明する。
第2図は本発明の一実施例によるハイブリッドICの断
面図である。このハイブリッドIC8は絶縁性のセラミ
ック基板9の主面(表[)に配線層lOを形成した1枚
の絶縁性配線基板ll上K、発熱素子1および温度依存
素子3を取り付けている。配線基板11の発熱素子取付
領域12と温度依存素子取付領域13との間の配線基板
11の裏面は、第3図に示すように1両領域12.13
を区画するように配線基板11の両側縁近傍にまで蔦び
る溝14が設けられている。そして、パワートランジス
タ等の発熱素子1および小信号トランジスタ等の温度依
存素子3は、前記溝14によっ−て隔てられた発熱素子
取付領域12および温度依存素子取付領域13にそれぞ
れ別々に接合剤15゜16を介して固定される。
発熱素子1および温度依存素子3の各電極と配線層10
とはワイヤ17で接続される。また、温度依存素子3は
レジン18で被われている。さらに、配線基板11はそ
の裏面側を接着剤5を介し【放熱板6に固定されている
この実施例によれば、溝14に対応する配線基板11の
薄肉部分19は熱抵抗が大きくなることから、発熱素子
IKよって生じた熱の伝導度が低くなるため、温度依存
素子取付領域の温度依存素子3には熱は伝わりK<<な
り、温度依存素子3は安定して動作する。
また、この実施例では溝14を設けて配線基板11に熱
抵抗の大きな薄肉部分19を形作ることから、この熱抵
抗増大に対応するだけ発熱素子取付領域12と温度依存
素子取付領域13の距離を接近することができ、集積度
を高めることができる。
また、主面が平坦なセラミック基板9を用いることから
、主面に配線層10を形成することができる。この結果
、各素子の電極に一端を固定するワイヤ17の他端は各
素子の近傍に延在する配線層1(HC接続すればよいこ
とから、ワイヤボンディングし易くかつその信頼度も高
い。また、索子取付、ワイヤボンディングも1枚の配線
基板11上で行なえる。これらのことから組立が容易と
なりかつ工数も低くなる。したがって、製造コストの軽
減が図れる。
さらに、溝14は有端状構造となっていることから、溝
14の両端の厚内配線基板部分(補強部分)20で発熱
素子取付領域12と温度依存素子取付領域13は強固に
連結されるため、溝14を設けても配線基板11は強度
的に支障を来たすことはない。
なお、本発明は前記実施例に限定されない。すなわち、
溝14は複数でもよく、また、曲線等であってもよい。
また、第4WJK示すようK、一端が配線基板11の一
部に達する溝14であってもよい。この場合、他端側の
厚肉配線基板部分20が補強部となることから、一端が
側面に開口する溝14の場合は交互に逆方向から鷺びる
溝を複数配するとよい。この実施例の一端開口溝14で
は、実装後この溝14内の空気は外気と交流するため、
放熱性が高くなる。
さらに、各素子取付領域12 、13にはそれぞれ複数
の素子を配してもよく、また、各素子取付領域はそれぞ
れ複数設けてもよい、 以上のようK、本発明の混成集積回路装置は、組立が容
易でかつ高集積度化が図れる。このため、製造コストの
低減化を図ることができる。
【図面の簡単な説明】
第1図は従来の混成集積回路装置を示す一部を断面とし
た正面図、第2図は本発明の一実施例による混成集積回
路装置の断面図、第3図は同じ(セラミック基板を裏返
しにした状態を示す斜視図、鮪4図は他の実施例におけ
るセラミック基板裏面を示す斜視図である。

Claims (1)

    【特許請求の範囲】
  1. 1、配線基板の表面に温度依存性の高い温度依存素子と
    、発熱量の大きい発熱素子を搭載してなる混成集積回路
    装置において、前記発熱素子取付領域と温度依存素子取
    付領域との間の配線基板の裏面に両領域を区画するよう
    な方向に電在する溝を設けておくことを特徴とする混成
    集積回路装置。
JP56115073A 1981-07-24 1981-07-24 混成集積回路装置 Pending JPS5817664A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56115073A JPS5817664A (ja) 1981-07-24 1981-07-24 混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56115073A JPS5817664A (ja) 1981-07-24 1981-07-24 混成集積回路装置

Publications (1)

Publication Number Publication Date
JPS5817664A true JPS5817664A (ja) 1983-02-01

Family

ID=14653499

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56115073A Pending JPS5817664A (ja) 1981-07-24 1981-07-24 混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS5817664A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5516394A (en) * 1989-09-11 1996-05-14 Eastman Kodak Company Toner fixing method and receiving sheet
EP0915515A3 (de) * 1997-10-30 1999-11-03 Siemens Aktiengesellschaft Anordnung zum Übertragen von elektrischen Signalen zwischen einem auf einer Trägerplatte thermisch isoliertem Modul und angrenzenden Nachbarmodulen
JP2009260205A (ja) * 2008-03-17 2009-11-05 Ricoh Co Ltd 光源装置、光走査装置及び画像形成装置
DE102016209003B4 (de) * 2016-05-24 2021-04-22 Vitesco Technologies GmbH Vorrichtung zum Kühlen mindestens eines (Halbleiter)-Schalters und mindestens eines Widerstands, sowie Herstellungsverfahren

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5516394A (en) * 1989-09-11 1996-05-14 Eastman Kodak Company Toner fixing method and receiving sheet
EP0915515A3 (de) * 1997-10-30 1999-11-03 Siemens Aktiengesellschaft Anordnung zum Übertragen von elektrischen Signalen zwischen einem auf einer Trägerplatte thermisch isoliertem Modul und angrenzenden Nachbarmodulen
JP2009260205A (ja) * 2008-03-17 2009-11-05 Ricoh Co Ltd 光源装置、光走査装置及び画像形成装置
DE102016209003B4 (de) * 2016-05-24 2021-04-22 Vitesco Technologies GmbH Vorrichtung zum Kühlen mindestens eines (Halbleiter)-Schalters und mindestens eines Widerstands, sowie Herstellungsverfahren

Similar Documents

Publication Publication Date Title
JP3476612B2 (ja) 半導体装置
JP3603354B2 (ja) 混成集積回路装置
JPH10335863A (ja) 制御装置
JPS5817664A (ja) 混成集積回路装置
JPH11163476A (ja) 回路基板の放熱構造及び電源制御装置
JP2017168628A (ja) 回路構成体
JPH07321423A (ja) 回路基板
JPH0351992Y2 (ja)
JPS58111356A (ja) 電圧レギユレ−タ
WO2020162614A1 (ja) モジュール
JPH0636592Y2 (ja) 混成集積回路装置
WO2023007546A1 (ja) 電子装置及び電動パワーステアリング装置
JP2944588B2 (ja) 半導体装置及び半導体装置用リードフレーム
JPH0442937Y2 (ja)
JPH0249731Y2 (ja)
KR20230039152A (ko) 피티씨 어셈블리 및 이를 포함하는 피티씨 히터
JP2002299865A (ja) 印刷配線基板実装用ヒートシンク
JPH0697686A (ja) 混成集積回路装置
JPH0660166U (ja) 電子部品の放熱装置
JPH05316732A (ja) 全波整流装置
JPH04171848A (ja) 半導体装置
CN117558515A (zh) 一种高导热电阻结构及其加工方法
JPS5821179Y2 (ja) 半導体部品の放熱装置
JPH04109588U (ja) 車輌用電子制御ユニツト
JPH08204293A (ja) 電子部品用基板構造