JPS58171129A - プログラマブル分周回路 - Google Patents
プログラマブル分周回路Info
- Publication number
- JPS58171129A JPS58171129A JP5452782A JP5452782A JPS58171129A JP S58171129 A JPS58171129 A JP S58171129A JP 5452782 A JP5452782 A JP 5452782A JP 5452782 A JP5452782 A JP 5452782A JP S58171129 A JPS58171129 A JP S58171129A
- Authority
- JP
- Japan
- Prior art keywords
- nand gate
- output level
- gate
- output
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 10
- 230000007704 transition Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 1
- FWYSBEAFFPBAQU-GFCCVEGCSA-N nodakenetin Chemical compound C1=CC(=O)OC2=C1C=C1C[C@H](C(C)(O)C)OC1=C2 FWYSBEAFFPBAQU-GFCCVEGCSA-N 0.000 description 1
- 210000002784 stomach Anatomy 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
Landscapes
- Pulse Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5452782A JPS58171129A (ja) | 1982-03-31 | 1982-03-31 | プログラマブル分周回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5452782A JPS58171129A (ja) | 1982-03-31 | 1982-03-31 | プログラマブル分周回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58171129A true JPS58171129A (ja) | 1983-10-07 |
JPH0161266B2 JPH0161266B2 (enrdf_load_stackoverflow) | 1989-12-27 |
Family
ID=12973126
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5452782A Granted JPS58171129A (ja) | 1982-03-31 | 1982-03-31 | プログラマブル分周回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58171129A (enrdf_load_stackoverflow) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS568924A (en) * | 1979-07-04 | 1981-01-29 | Seiko Epson Corp | Synchronous type universal counter |
JPS56126327A (en) * | 1980-03-10 | 1981-10-03 | Nec Corp | Counting circuit |
-
1982
- 1982-03-31 JP JP5452782A patent/JPS58171129A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS568924A (en) * | 1979-07-04 | 1981-01-29 | Seiko Epson Corp | Synchronous type universal counter |
JPS56126327A (en) * | 1980-03-10 | 1981-10-03 | Nec Corp | Counting circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH0161266B2 (enrdf_load_stackoverflow) | 1989-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4002926A (en) | High speed divide-by-N circuit | |
JPH0528789A (ja) | 論理回路 | |
US4488230A (en) | Programmed logic array with external signals introduced between its AND plane and its OR plane | |
JPH073942B2 (ja) | ポシティブエッジ及びネガティブエッジのパルスを選択的に発生する出力回路 | |
JPH0473808B2 (enrdf_load_stackoverflow) | ||
US4160173A (en) | Logic circuit with two pairs of cross-coupled nand/nor gates | |
US6496041B2 (en) | Logic cell and logic circuit using the same | |
US6417790B1 (en) | Low-power data serializer | |
US11258434B1 (en) | Latch architecture | |
JPH0528289A (ja) | レジスタ制御回路 | |
US4056736A (en) | Injection logic arrangements | |
US3970867A (en) | Synchronous counter/divider using only four NAND or NOR gates per bit | |
JPS58171129A (ja) | プログラマブル分周回路 | |
JPH0573268A (ja) | 加算器 | |
US6236240B1 (en) | Hold-time latch mechanism compatible with single-rail to dual-rail conversion | |
US4002933A (en) | Five gate flip-flop | |
US3753127A (en) | Pseudosynchronous counter | |
KR102478168B1 (ko) | 저전력 플립플롭 회로 | |
JP2656241B2 (ja) | アツプダウンカウンタ回路 | |
JPH0161267B2 (enrdf_load_stackoverflow) | ||
KR0136631B1 (ko) | 홀수 분주회로 | |
US4759044A (en) | Simplified synchronous forward/backward binary counter | |
JPH0691432B2 (ja) | フリツプフロツプ回路 | |
JPS6124330A (ja) | アツプダウンカウンタ | |
JPS5818015B2 (ja) | ロンリカイロ |