JPS58169630A - 信号変換回路 - Google Patents

信号変換回路

Info

Publication number
JPS58169630A
JPS58169630A JP57054154A JP5415482A JPS58169630A JP S58169630 A JPS58169630 A JP S58169630A JP 57054154 A JP57054154 A JP 57054154A JP 5415482 A JP5415482 A JP 5415482A JP S58169630 A JPS58169630 A JP S58169630A
Authority
JP
Japan
Prior art keywords
output
counter
signal
circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57054154A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0231897B2 (enrdf_load_stackoverflow
Inventor
Sumiyoshi Yoshino
吉野　純由
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP57054154A priority Critical patent/JPS58169630A/ja
Publication of JPS58169630A publication Critical patent/JPS58169630A/ja
Publication of JPH0231897B2 publication Critical patent/JPH0231897B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)
JP57054154A 1982-03-31 1982-03-31 信号変換回路 Granted JPS58169630A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57054154A JPS58169630A (ja) 1982-03-31 1982-03-31 信号変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57054154A JPS58169630A (ja) 1982-03-31 1982-03-31 信号変換回路

Publications (2)

Publication Number Publication Date
JPS58169630A true JPS58169630A (ja) 1983-10-06
JPH0231897B2 JPH0231897B2 (enrdf_load_stackoverflow) 1990-07-17

Family

ID=12962623

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57054154A Granted JPS58169630A (ja) 1982-03-31 1982-03-31 信号変換回路

Country Status (1)

Country Link
JP (1) JPS58169630A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60169947U (ja) * 1984-04-17 1985-11-11 日本電気株式会社 パラレル／シリアル変換回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60169947U (ja) * 1984-04-17 1985-11-11 日本電気株式会社 パラレル／シリアル変換回路

Also Published As

Publication number Publication date
JPH0231897B2 (enrdf_load_stackoverflow) 1990-07-17

Similar Documents

Publication Publication Date Title
US3588461A (en) Counter for electrical pulses
US4209715A (en) Logic circuit
US4331926A (en) Programmable frequency divider
JPS58169630A (ja) 信号変換回路
KR910007266A (ko) 클럭 및 제어 신호 발생 회로
EP0113935A3 (en) Timer circuit
JPS6359570B2 (enrdf_load_stackoverflow)
JP2810713B2 (ja) タイミング発生装置
JP2554064B2 (ja) パルス数計数方式
SU788375A1 (ru) Преобразователь интервала времени в цифровой код
JPS6236407B2 (enrdf_load_stackoverflow)
SU928637A2 (ru) Преобразователь временных интервалов в числа двоичного кода
JPH0611104B2 (ja) パルス幅変調器
JP2563238B2 (ja) カウンタ回路
JPH0419853Y2 (enrdf_load_stackoverflow)
KR900006714Y1 (ko) 디지털 주파수 체배기의 입력기준 신호 발생회로
SU930597A1 (ru) D-триггер
SU1580535A2 (ru) Троичное счетное устройство
JP2689539B2 (ja) 分周器
JPS62128213A (ja) Ｄ／ａ変換器
RU1409099C (ru) Программируемый формирователь импульсов по фронту и спаду входного сигнала
JP2550999B2 (ja) 同期パルス発生回路
JPS5915529B2 (ja) 論理回路
Polychronakis et al. A print-out method for BCD weighted numbers-weight generators
JPS60229107A (ja) シーケンス制御装置