JPS58169220A - クロツク同期方式 - Google Patents

クロツク同期方式

Info

Publication number
JPS58169220A
JPS58169220A JP57052828A JP5282882A JPS58169220A JP S58169220 A JPS58169220 A JP S58169220A JP 57052828 A JP57052828 A JP 57052828A JP 5282882 A JP5282882 A JP 5282882A JP S58169220 A JPS58169220 A JP S58169220A
Authority
JP
Japan
Prior art keywords
period
clock
output
circuit
black
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57052828A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6346847B2 (enExample
Inventor
Takao Kato
加藤　高夫
Nobuyuki Kikuchi
菊池　伸行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57052828A priority Critical patent/JPS58169220A/ja
Publication of JPS58169220A publication Critical patent/JPS58169220A/ja
Publication of JPS6346847B2 publication Critical patent/JPS6346847B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP57052828A 1982-03-31 1982-03-31 クロツク同期方式 Granted JPS58169220A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57052828A JPS58169220A (ja) 1982-03-31 1982-03-31 クロツク同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57052828A JPS58169220A (ja) 1982-03-31 1982-03-31 クロツク同期方式

Publications (2)

Publication Number Publication Date
JPS58169220A true JPS58169220A (ja) 1983-10-05
JPS6346847B2 JPS6346847B2 (enExample) 1988-09-19

Family

ID=12925705

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57052828A Granted JPS58169220A (ja) 1982-03-31 1982-03-31 クロツク同期方式

Country Status (1)

Country Link
JP (1) JPS58169220A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4219026A1 (de) * 1991-06-10 1992-12-17 Nsk Ltd Linearfuehrung
JP2001515238A (ja) * 1997-08-28 2001-09-18 シーメンス アクチエンゲゼルシヤフト フルカスタムタイミングドメインおよびセミカスタムタイミングドメインに対するインタフェース回路

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4219026A1 (de) * 1991-06-10 1992-12-17 Nsk Ltd Linearfuehrung
US5236264A (en) * 1991-06-10 1993-08-17 Nsk Ltd. Linear bearing
JP2001515238A (ja) * 1997-08-28 2001-09-18 シーメンス アクチエンゲゼルシヤフト フルカスタムタイミングドメインおよびセミカスタムタイミングドメインに対するインタフェース回路

Also Published As

Publication number Publication date
JPS6346847B2 (enExample) 1988-09-19

Similar Documents

Publication Publication Date Title
US5365119A (en) Circuit arrangement
US6150847A (en) Device and method for generating a variable duty cycle clock
US5920600A (en) Bit phase synchronizing circuitry for controlling phase and frequency, and PLL circuit therefor
US4445215A (en) Programmable frequency ratio synchronous parallel-to-serial data converter
JPS59225640A (ja) クロツク位相同期方式
US5012198A (en) Digital PLL circuit having reduced lead-in time
US6389095B1 (en) Divide-by-three circuit
US3758720A (en) Circuit for incrementally phasing digital signals
US4786823A (en) Noise pulse suppressing circuit in digital system
US4059842A (en) Method and apparatus for synchronizing a digital divider chain with a low frequency pulse train
US6798266B1 (en) Universal clock generator using delay lock loop
JPS58169220A (ja) クロツク同期方式
US3112363A (en) Device to shift a block signal to a given mean phase and to hold it therein with respect to the pulse instants of an incoming pulse sequence
US3587090A (en) Great rapidity data transmission system
US5990811A (en) Transfer clock converter for digital data
US5260977A (en) Communication terminal equipment
RU2110144C1 (ru) Устройство синхронизации
JPH01143435A (ja) データ伝送装置
SU1223218A1 (ru) Устройство дл формировани импульсов
JPS63107318A (ja) 可変分周器
JPS5950140B2 (ja) パルス幅・パルス周期変換回路
JPS61163715A (ja) 遅延線を用いた多相クロツク発生回路
KR960006466B1 (ko) 전송시스템의 데이타 리타이밍회로
KR100211333B1 (ko) 디지탈 음성신호의 동기 조절장치
JP2547723B2 (ja) 分周回路