JPS58166590A - Mosスタテイツク型ram - Google Patents
Mosスタテイツク型ramInfo
- Publication number
- JPS58166590A JPS58166590A JP57047215A JP4721582A JPS58166590A JP S58166590 A JPS58166590 A JP S58166590A JP 57047215 A JP57047215 A JP 57047215A JP 4721582 A JP4721582 A JP 4721582A JP S58166590 A JPS58166590 A JP S58166590A
- Authority
- JP
- Japan
- Prior art keywords
- data
- pair
- address
- static type
- odl
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57047215A JPS58166590A (ja) | 1982-03-26 | 1982-03-26 | Mosスタテイツク型ram |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57047215A JPS58166590A (ja) | 1982-03-26 | 1982-03-26 | Mosスタテイツク型ram |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58166590A true JPS58166590A (ja) | 1983-10-01 |
JPH0449197B2 JPH0449197B2 (enrdf_load_stackoverflow) | 1992-08-10 |
Family
ID=12768932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57047215A Granted JPS58166590A (ja) | 1982-03-26 | 1982-03-26 | Mosスタテイツク型ram |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58166590A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5297090A (en) * | 1990-12-13 | 1994-03-22 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with column decoded bit line equilibrate |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5740793A (en) * | 1980-07-22 | 1982-03-06 | Nec Corp | Memory circuit |
-
1982
- 1982-03-26 JP JP57047215A patent/JPS58166590A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5740793A (en) * | 1980-07-22 | 1982-03-06 | Nec Corp | Memory circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5297090A (en) * | 1990-12-13 | 1994-03-22 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with column decoded bit line equilibrate |
Also Published As
Publication number | Publication date |
---|---|
JPH0449197B2 (enrdf_load_stackoverflow) | 1992-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7495969B2 (en) | Techniques for improving write stability of memory with decoupled read and write bit lines | |
US4758990A (en) | Resetting arrangement for a semiconductor integrated circuit device having semiconductor memory | |
CN1199229A (zh) | 含有选择性预充电电路的低功率存储器 | |
JPH07118196B2 (ja) | スタティック型半導体メモリ | |
JPS61296449A (ja) | 二重アレイメモリ | |
US7177176B2 (en) | Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength | |
EP0151572A1 (en) | METHOD AND APPARATUS FOR PRELOADING COLUMN LINES FROM A MEMORY. | |
TWI763395B (zh) | 記憶體元件及其操作方法 | |
US4054865A (en) | Sense latch circuit for a bisectional memory array | |
JPH0325875B2 (enrdf_load_stackoverflow) | ||
JPS58166590A (ja) | Mosスタテイツク型ram | |
JPH07169272A (ja) | エッジ遷移検知装置 | |
JPS5894187A (ja) | 半導体記憶装置 | |
JPS60133587A (ja) | 半導体記憶装置 | |
JPS639095A (ja) | スタテイツク型半導体メモリ | |
JPS60119693A (ja) | Mosスタテイツク型ram | |
JPH0721774A (ja) | 半導体メモリ装置 | |
US5757701A (en) | Semiconductor memory device having serial access port | |
JPH1031892A (ja) | 半導体メモリ装置及びその電源供給方式 | |
JPH0330184A (ja) | 半導体記憶装置 | |
JPH02237063A (ja) | 半導体メモリ | |
JPH07161188A (ja) | マルチポートメモリセル回路 | |
JPH05206398A (ja) | 半導体記憶装置 | |
JPH05101676A (ja) | 半導体記憶装置 | |
JPH07122990B2 (ja) | 半導体記憶装置 |