JPH0449197B2 - - Google Patents
Info
- Publication number
- JPH0449197B2 JPH0449197B2 JP57047215A JP4721582A JPH0449197B2 JP H0449197 B2 JPH0449197 B2 JP H0449197B2 JP 57047215 A JP57047215 A JP 57047215A JP 4721582 A JP4721582 A JP 4721582A JP H0449197 B2 JPH0449197 B2 JP H0449197B2
- Authority
- JP
- Japan
- Prior art keywords
- pair
- complementary signal
- memory cell
- data line
- signal lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57047215A JPS58166590A (ja) | 1982-03-26 | 1982-03-26 | Ｍｏｓスタテイツク型ｒａｍ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57047215A JPS58166590A (ja) | 1982-03-26 | 1982-03-26 | Ｍｏｓスタテイツク型ｒａｍ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58166590A JPS58166590A (ja) | 1983-10-01 |
| JPH0449197B2 true JPH0449197B2 (enrdf_load_stackoverflow) | 1992-08-10 |
Family
ID=12768932
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57047215A Granted JPS58166590A (ja) | 1982-03-26 | 1982-03-26 | Ｍｏｓスタテイツク型ｒａｍ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58166590A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5297090A (en) * | 1990-12-13 | 1994-03-22 | Sgs-Thomson Microelectronics, Inc. | Semiconductor memory with column decoded bit line equilibrate |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5740793A (en) * | 1980-07-22 | 1982-03-06 | Nec Corp | Memory circuit |
-
1982
- 1982-03-26 JP JP57047215A patent/JPS58166590A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58166590A (ja) | 1983-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4171201B2 (ja) | 半導体記憶装置 | |
| US4758990A (en) | Resetting arrangement for a semiconductor integrated circuit device having semiconductor memory | |
| JPH054757B2 (enrdf_load_stackoverflow) | ||
| JPH0536277A (ja) | 半導体メモリ装置 | |
| US4888737A (en) | Semiconductor memory device | |
| US5003542A (en) | Semiconductor memory device having error correcting circuit and method for correcting error | |
| EP0017688A1 (en) | Monolithic integrated circuit | |
| JPH0315278B2 (enrdf_load_stackoverflow) | ||
| JPH0447397B2 (enrdf_load_stackoverflow) | ||
| KR100318464B1 (ko) | 재쓰기회로를갖는스태틱램디바이스 | |
| JP2004171742A (ja) | 半導体装置 | |
| JPH0263277B2 (enrdf_load_stackoverflow) | ||
| JPH07169261A (ja) | 半導体記憶装置 | |
| US4802126A (en) | Semiconductor memory device | |
| JPH0449197B2 (enrdf_load_stackoverflow) | ||
| JPS6151692A (ja) | 記憶装置 | |
| US4833654A (en) | Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM | |
| JPH0550077B2 (enrdf_load_stackoverflow) | ||
| JP2631925B2 (ja) | Ｍｏｓ型ｒａｍ | |
| JPH0449196B2 (enrdf_load_stackoverflow) | ||
| JP2720158B2 (ja) | 半導体記憶装置 | |
| USRE34060E (en) | High speed semiconductor memory device having a high gain sense amplifier | |
| JPS6226692A (ja) | スタテイツク型ｒａｍ | |
| JPH0721774A (ja) | 半導体メモリ装置 | |
| JPS5945685A (ja) | Ｍｏｓスタテイツク型ｒａｍ |