JPS5816361A - 記憶装置 - Google Patents

記憶装置

Info

Publication number
JPS5816361A
JPS5816361A JP56113884A JP11388481A JPS5816361A JP S5816361 A JPS5816361 A JP S5816361A JP 56113884 A JP56113884 A JP 56113884A JP 11388481 A JP11388481 A JP 11388481A JP S5816361 A JPS5816361 A JP S5816361A
Authority
JP
Japan
Prior art keywords
signal
cycle
busy
memory
storage device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56113884A
Other languages
English (en)
Japanese (ja)
Other versions
JPS626270B2 (enrdf_load_stackoverflow
Inventor
Toru Takishima
亨 滝島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56113884A priority Critical patent/JPS5816361A/ja
Publication of JPS5816361A publication Critical patent/JPS5816361A/ja
Publication of JPS626270B2 publication Critical patent/JPS626270B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP56113884A 1981-07-21 1981-07-21 記憶装置 Granted JPS5816361A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56113884A JPS5816361A (ja) 1981-07-21 1981-07-21 記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56113884A JPS5816361A (ja) 1981-07-21 1981-07-21 記憶装置

Publications (2)

Publication Number Publication Date
JPS5816361A true JPS5816361A (ja) 1983-01-31
JPS626270B2 JPS626270B2 (enrdf_load_stackoverflow) 1987-02-09

Family

ID=14623533

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56113884A Granted JPS5816361A (ja) 1981-07-21 1981-07-21 記憶装置

Country Status (1)

Country Link
JP (1) JPS5816361A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59214929A (ja) * 1983-05-20 1984-12-04 Hitachi Ltd 診断機能を持つ入出力制御装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5357722A (en) * 1976-11-04 1978-05-25 Hitachi Ltd Channel equipment

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5357722A (en) * 1976-11-04 1978-05-25 Hitachi Ltd Channel equipment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59214929A (ja) * 1983-05-20 1984-12-04 Hitachi Ltd 診断機能を持つ入出力制御装置

Also Published As

Publication number Publication date
JPS626270B2 (enrdf_load_stackoverflow) 1987-02-09

Similar Documents

Publication Publication Date Title
JPS5816361A (ja) 記憶装置
JPH0877143A (ja) ベクトルデータ処理装置
JPS61131033A (ja) リングバツフアの制御方式
KR890008681A (ko) 프로세서 제어 장치
JPS59180787A (ja) プリンタ
JPS5999522A (ja) 入出力制御方式
JPS63177236A (ja) デユアルメモリアクセス回路
JPS58117055A (ja) スキヤン・デ−タ保護方式
JPH09259074A (ja) メモリーアクセス回路
JPH10154115A (ja) キャッシュ付きlanコントローラを備えた情報処理装置
JPH023853A (ja) Cpuのインタフェース方法
JPS63298452A (ja) トレ−サ回路
JPS608891A (ja) キヤラクタジエネレ−タの制御方式
JPS6020250A (ja) プログラムデイレイトレ−ス方式
JPH0250740A (ja) アドレストレーサ
JPS5818652B2 (ja) ブラウン管表示制御装置
JPH0343838A (ja) トレーサー
JPH04180136A (ja) ハードウェアトレーサ制御回路
JPH03204061A (ja) マイクロプロセッサ
JPH0516452A (ja) プリンタ
JPH0512121A (ja) データ処理装置
JPS6134588A (ja) 画像記憶制御回路
JPS6125653U (ja) 画情報処理装置
JPH02188856A (ja) メモリアクセス回路
JPH0795797B2 (ja) 画信号処理装置