JPS5815810B2 - デジタル処理装置 - Google Patents

デジタル処理装置

Info

Publication number
JPS5815810B2
JPS5815810B2 JP55053469A JP5346980A JPS5815810B2 JP S5815810 B2 JPS5815810 B2 JP S5815810B2 JP 55053469 A JP55053469 A JP 55053469A JP 5346980 A JP5346980 A JP 5346980A JP S5815810 B2 JPS5815810 B2 JP S5815810B2
Authority
JP
Japan
Prior art keywords
instruction
byte
register
storage
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55053469A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55143654A (en
Inventor
トーマス・エドワード・クルース
リチヤード・アレン・スプリンガー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of JPS55143654A publication Critical patent/JPS55143654A/ja
Publication of JPS5815810B2 publication Critical patent/JPS5815810B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Devices For Executing Special Programs (AREA)
JP55053469A 1979-04-24 1980-04-22 デジタル処理装置 Expired JPS5815810B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US3284279A 1979-04-24 1979-04-24

Publications (2)

Publication Number Publication Date
JPS55143654A JPS55143654A (en) 1980-11-10
JPS5815810B2 true JPS5815810B2 (ja) 1983-03-28

Family

ID=21867110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55053469A Expired JPS5815810B2 (ja) 1979-04-24 1980-04-22 デジタル処理装置

Country Status (6)

Country Link
JP (1) JPS5815810B2 (de)
CA (1) CA1134952A (de)
DE (1) DE3015876A1 (de)
FR (1) FR2455316A1 (de)
GB (1) GB2047928A (de)
NL (1) NL8001189A (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4541045A (en) * 1981-09-21 1985-09-10 Racal-Milgo, Inc. Microprocessor architecture employing efficient operand and instruction addressing
JPS5858653A (ja) * 1981-10-02 1983-04-07 Hitachi Ltd デ−タ処理装置
JPH0776917B2 (ja) * 1984-12-29 1995-08-16 ソニー株式会社 マイクロコンピユ−タ
US4722047A (en) * 1985-08-29 1988-01-26 Ncr Corporation Prefetch circuit and associated method for operation with a virtual command emulator
US5053941A (en) * 1986-08-29 1991-10-01 Sun Microsystems, Inc. Asynchronous micro-machine/interface
US5919256A (en) * 1996-03-26 1999-07-06 Advanced Micro Devices, Inc. Operand cache addressed by the instruction address for reducing latency of read instruction

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4996652A (de) * 1972-10-30 1974-09-12
JPS50128948A (de) * 1974-03-29 1975-10-11
JPS51111026A (en) * 1975-03-26 1976-10-01 Hitachi Ltd Information management equipment

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2298138A1 (fr) * 1975-01-16 1976-08-13 Int Computers Ltd Processeur de donnees en mode pipeline

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4996652A (de) * 1972-10-30 1974-09-12
JPS50128948A (de) * 1974-03-29 1975-10-11
JPS51111026A (en) * 1975-03-26 1976-10-01 Hitachi Ltd Information management equipment

Also Published As

Publication number Publication date
JPS55143654A (en) 1980-11-10
GB2047928A (en) 1980-12-03
NL8001189A (nl) 1980-10-28
CA1134952A (en) 1982-11-02
DE3015876A1 (de) 1980-10-30
FR2455316A1 (fr) 1980-11-21

Similar Documents

Publication Publication Date Title
US4734852A (en) Mechanism for performing data references to storage in parallel with instruction execution on a reduced instruction-set processor
US4742451A (en) Instruction prefetch system for conditional branch instruction for central processor unit
US4587632A (en) Lookahead stack oriented computer
US4225920A (en) Operator independent template control architecture
EP0476722B1 (de) Datenverarbeitungssystem
US4954943A (en) Data processing system
US4037213A (en) Data processor using a four section instruction format for control of multi-operation functions by a single instruction
KR970705079A (ko) 가변길이 명령어 세트를 위한 태그 프리페치와 명령어번역기 및 작동방법(Tagged Prefetch and Instruction Decoder for Variable Length Instruction Set and Method of Operation)
JPS5831014B2 (ja) 命令先取り装置
US5313644A (en) System having status update controller for determining which one of parallel operation results of execution units is allowed to set conditions of shared processor status word
US4491908A (en) Microprogrammed control of extended integer and commercial instruction processor instructions through use of a data type field in a central processor unit
US3936803A (en) Data processing system having a common channel unit with circulating fields
CA2003004C (en) Apparatus and method for executing a conditional branch instruction
JPS5815810B2 (ja) デジタル処理装置
US4430708A (en) Digital computer for executing instructions in three time-multiplexed portions
EP0240606B1 (de) Verarbeitungssystem in Pipelinestruktur und Mikroprozessor mit einem derartigen System
JPS6120014B2 (de)
KR920002573B1 (ko) 데이타 처리기
JP2680828B2 (ja) ディジタル装置
US4853889A (en) Arrangement and method for speeding the operation of branch instructions
US5187782A (en) Data processing system
JPH0769806B2 (ja) データ処理装置
GB2126384A (en) Branch instructions in digital computers
US5649229A (en) Pipeline data processor with arithmetic/logic unit capable of performing different kinds of calculations in a pipeline stage
JP2583614B2 (ja) ベクトル演算装置