JPS58148930U - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS58148930U JPS58148930U JP4714882U JP4714882U JPS58148930U JP S58148930 U JPS58148930 U JP S58148930U JP 4714882 U JP4714882 U JP 4714882U JP 4714882 U JP4714882 U JP 4714882U JP S58148930 U JPS58148930 U JP S58148930U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor pellet
- semiconductor equipment
- mesa groove
- semiconductor
- protective film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図は両メサ形半導体ペレットの一例を示す断面図、
第2図乃至第5図は第1図の半導体ペレットのマウント
工程を説明するための各動作時の 7断面図、第6
図及び第7図は本考案による半導体 −ペレットの
一実施例を示す断面図及び裏面図、第8図は第6図の半
導体ペレットのマウント時での部分拡大断面図である。 1′・・・・・・半導体ペレット、3・・・・・・メサ
溝、5・・・・・・絶縁保護膜、10・・・・・・基板
、11・・・・・・半田、14・・・・・・金属被膜。
第2図乃至第5図は第1図の半導体ペレットのマウント
工程を説明するための各動作時の 7断面図、第6
図及び第7図は本考案による半導体 −ペレットの
一実施例を示す断面図及び裏面図、第8図は第6図の半
導体ペレットのマウント時での部分拡大断面図である。 1′・・・・・・半導体ペレット、3・・・・・・メサ
溝、5・・・・・・絶縁保護膜、10・・・・・・基板
、11・・・・・・半田、14・・・・・・金属被膜。
Claims (1)
- 裏面周辺部に形成し、たメサ溝に絶縁保護膜を被着形成
した半導体ペレットを半田を介して基板上にマウントし
た半導体装置において、前記半導体ペレットのメサ溝の
絶縁保護膜上に半田に対して濡れ性の良好な金属被膜を
形成したことを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4714882U JPS58148930U (ja) | 1982-03-31 | 1982-03-31 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4714882U JPS58148930U (ja) | 1982-03-31 | 1982-03-31 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58148930U true JPS58148930U (ja) | 1983-10-06 |
Family
ID=30058118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4714882U Pending JPS58148930U (ja) | 1982-03-31 | 1982-03-31 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58148930U (ja) |
-
1982
- 1982-03-31 JP JP4714882U patent/JPS58148930U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58148930U (ja) | 半導体装置 | |
JPS58111958U (ja) | 半導体装置のリ−ドフレ−ム | |
JPS587345U (ja) | 半導体装置 | |
JPS5872847U (ja) | 電子装置 | |
JPS60129141U (ja) | 半導体装置 | |
JPS5996851U (ja) | 半導体装置 | |
JPS602841U (ja) | 半導体取付基板 | |
JPS5883147U (ja) | 半導体装置 | |
JPS6142861U (ja) | 半導体装置 | |
JPS58111959U (ja) | 半導体装置 | |
JPS6134750U (ja) | 半導体装置 | |
JPS5887355U (ja) | 半導体装置 | |
JPS5812942U (ja) | 薄膜集積回路装置 | |
JPS5868030U (ja) | 半導体装置 | |
JPS5967940U (ja) | 半導体装置の取付構造 | |
JPS5889930U (ja) | 半導体装置 | |
JPS5923729U (ja) | チツプ型固体電解コンデンサ | |
JPS5889946U (ja) | 半導体装置 | |
JPS58433U (ja) | 半導体装置 | |
JPS6113937U (ja) | 半導体装置 | |
JPS58159741U (ja) | 半導体装置 | |
JPS58127652U (ja) | 半導体素子の冷却構造 | |
JPS5844844U (ja) | 半導体装置 | |
JPS5899841U (ja) | 半導体装置 | |
JPS5996843U (ja) | 半導体装置 |