JPS5814544A - モノリシツク集積回路容器 - Google Patents

モノリシツク集積回路容器

Info

Publication number
JPS5814544A
JPS5814544A JP56111947A JP11194781A JPS5814544A JP S5814544 A JPS5814544 A JP S5814544A JP 56111947 A JP56111947 A JP 56111947A JP 11194781 A JP11194781 A JP 11194781A JP S5814544 A JPS5814544 A JP S5814544A
Authority
JP
Japan
Prior art keywords
external terminal
internal lead
vessel
integrated circuit
parasitic inductance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56111947A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6257258B2 (https=
Inventor
Hajime Masuda
増田　肇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56111947A priority Critical patent/JPS5814544A/ja
Publication of JPS5814544A publication Critical patent/JPS5814544A/ja
Publication of JPS6257258B2 publication Critical patent/JPS6257258B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W44/00—Electrical arrangements for controlling or matching impedance
    • H10W44/501—Inductive arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/654—Top-view layouts
    • H10W70/655—Fan-out layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/547—Dispositions of multiple bond wires
    • H10W72/5473—Dispositions of multiple bond wires multiple bond wires connected to a common bond pad
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP56111947A 1981-07-17 1981-07-17 モノリシツク集積回路容器 Granted JPS5814544A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56111947A JPS5814544A (ja) 1981-07-17 1981-07-17 モノリシツク集積回路容器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56111947A JPS5814544A (ja) 1981-07-17 1981-07-17 モノリシツク集積回路容器

Publications (2)

Publication Number Publication Date
JPS5814544A true JPS5814544A (ja) 1983-01-27
JPS6257258B2 JPS6257258B2 (https=) 1987-11-30

Family

ID=14574129

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56111947A Granted JPS5814544A (ja) 1981-07-17 1981-07-17 モノリシツク集積回路容器

Country Status (1)

Country Link
JP (1) JPS5814544A (https=)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61144655U (https=) * 1985-02-28 1986-09-06
JPS63105357U (https=) * 1986-12-25 1988-07-08
JPH01138743A (ja) * 1987-11-26 1989-05-31 Toshiba Corp 樹脂封止型半導体装置
JPH01295429A (ja) * 1988-05-24 1989-11-29 Toshiba Corp 半導体集積回路
US5063432A (en) * 1989-05-22 1991-11-05 Advanced Micro Devices, Inc. Integrated circuit lead assembly structure with first and second lead patterns spaced apart in parallel planes with a part of each lead in one lead pattern perpendicular to a part of each lead in the other lead pattern

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63316049A (ja) * 1987-06-19 1988-12-23 Fuji Photo Film Co Ltd 画像記録装置

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61144655U (https=) * 1985-02-28 1986-09-06
JPS63105357U (https=) * 1986-12-25 1988-07-08
JPH01138743A (ja) * 1987-11-26 1989-05-31 Toshiba Corp 樹脂封止型半導体装置
JPH01295429A (ja) * 1988-05-24 1989-11-29 Toshiba Corp 半導体集積回路
US5063432A (en) * 1989-05-22 1991-11-05 Advanced Micro Devices, Inc. Integrated circuit lead assembly structure with first and second lead patterns spaced apart in parallel planes with a part of each lead in one lead pattern perpendicular to a part of each lead in the other lead pattern

Also Published As

Publication number Publication date
JPS6257258B2 (https=) 1987-11-30

Similar Documents

Publication Publication Date Title
US5283717A (en) Circuit assembly having interposer lead frame
US5834832A (en) Packing structure of semiconductor packages
US4744008A (en) Flexible film chip carrier with decoupling capacitors
JPH08504060A (ja) Ｉｃマイクロプロセッサ用で、構造的にｉｃマイクロプロセッサに組み合わされたｉｃメモリー積層を含むモジュール
EP0268260B1 (en) Flexible film chip carrier with decoupling capacitors
JPH05218285A (ja) 集積回路チップ・パッケージ
JPS5814544A (ja) モノリシツク集積回路容器
JP2691478B2 (ja) 集積回路に電源を供給する方法
JPS5972757A (ja) 半導体装置
JPS6020524A (ja) 半導体集積回路装置
JPH04188759A (ja) 半導体集積回路装置
JPS6256664B2 (https=)
US5869884A (en) Semiconductor device having lead terminal on only one side of a package
JP2662156B2 (ja) 集積回路のノイズ低減装置
JPS5821848A (ja) 集積回路装置用容器
JP3240376B2 (ja) Ｉｃの高密度実装方法
JPH081943B2 (ja) 半導体集積回路パッケージ
JPS61292359A (ja) 集積回路パツケ−ジ
JPH03101188A (ja) 電子回路部品の実装方法
Frye Design issues for flip-chip ICs in multilayer packages
JPS59215749A (ja) 半導体集積回路用低雑音パツケ−ジ
JPH0726841Y2 (ja) 半導体集積回路
JPH04192353A (ja) 集積回路
JPH04256352A (ja) マルチチップ型半導体装置
JPH0832200A (ja) 電気回路板及びプリント配線板