JPS58127330A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS58127330A JPS58127330A JP57008793A JP879382A JPS58127330A JP S58127330 A JPS58127330 A JP S58127330A JP 57008793 A JP57008793 A JP 57008793A JP 879382 A JP879382 A JP 879382A JP S58127330 A JPS58127330 A JP S58127330A
- Authority
- JP
- Japan
- Prior art keywords
- silicon oxide
- film
- material layer
- lift
- side wall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10P50/00—
Landscapes
- Weting (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57008793A JPS58127330A (ja) | 1982-01-25 | 1982-01-25 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57008793A JPS58127330A (ja) | 1982-01-25 | 1982-01-25 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58127330A true JPS58127330A (ja) | 1983-07-29 |
| JPS643337B2 JPS643337B2 (cg-RX-API-DMAC10.html) | 1989-01-20 |
Family
ID=11702740
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57008793A Granted JPS58127330A (ja) | 1982-01-25 | 1982-01-25 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58127330A (cg-RX-API-DMAC10.html) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4679299A (en) * | 1986-08-11 | 1987-07-14 | Ncr Corporation | Formation of self-aligned stacked CMOS structures by lift-off |
| JP2013165284A (ja) * | 2013-04-09 | 2013-08-22 | Panasonic Corp | 半導体装置の製造方法 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07191907A (ja) * | 1993-11-09 | 1995-07-28 | Internatl Business Mach Corp <Ibm> | キャッシュ・メモリ・アレイに記憶されるデータの有効ステータスを効率的に管理するための方法及びシステム |
-
1982
- 1982-01-25 JP JP57008793A patent/JPS58127330A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4679299A (en) * | 1986-08-11 | 1987-07-14 | Ncr Corporation | Formation of self-aligned stacked CMOS structures by lift-off |
| JP2013165284A (ja) * | 2013-04-09 | 2013-08-22 | Panasonic Corp | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS643337B2 (cg-RX-API-DMAC10.html) | 1989-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20090252938A1 (en) | Substrate structure and method of forming the same | |
| US7591959B2 (en) | Etchants and etchant systems with plural etch selectivities | |
| JPH0245927A (ja) | エッチング方法 | |
| GB2071911A (en) | Forming oxide isolation regions in silicon | |
| JP3318801B2 (ja) | ドライエッチング方法 | |
| JPS58127330A (ja) | 半導体装置の製造方法 | |
| KR100406298B1 (ko) | 유전체 소자 및 유전체 소자의 제조방법 | |
| JPS63117423A (ja) | 二酸化シリコンのエツチング方法 | |
| KR100220933B1 (ko) | 반도체 소자의 금속배선 형성방법 | |
| JP2000216148A (ja) | ドライエッチングを含むデバイスの製作プロセス | |
| JPH05144779A (ja) | シリコン酸化膜のドライエツチング方法 | |
| KR100564228B1 (ko) | 재생성이 우수한 콜리메이터, 및 그 제조방법 | |
| JPS59167021A (ja) | 半導体装置の製造方法 | |
| JPS5932151A (ja) | 半導体装置の製造方法 | |
| US20040018743A1 (en) | Method for removing photoresist after metal layer etching in a semiconductor device | |
| JPS6230323A (ja) | 微細加工方法 | |
| JPH0372087A (ja) | ドライエッチング方法 | |
| JP2001332510A (ja) | 半導体装置およびその製造方法 | |
| JPH05121378A (ja) | 半導体装置の製造方法 | |
| JPS5947740A (ja) | 半導体装置の製造方法 | |
| JPH04150024A (ja) | 半導体装置の製造方法 | |
| JPS63177521A (ja) | 半導体装置の製造法 | |
| JPH0344931A (ja) | 半導体集積回路装置の製造方法 | |
| KR100361525B1 (ko) | 반도체기판형성방법 | |
| JPH06188226A (ja) | ドライエッチング方法 |