JPS58122697A - シフトレジスタ - Google Patents

シフトレジスタ

Info

Publication number
JPS58122697A
JPS58122697A JP57004560A JP456082A JPS58122697A JP S58122697 A JPS58122697 A JP S58122697A JP 57004560 A JP57004560 A JP 57004560A JP 456082 A JP456082 A JP 456082A JP S58122697 A JPS58122697 A JP S58122697A
Authority
JP
Japan
Prior art keywords
inverter
output
clock pulse
input
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57004560A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6236313B2 (enrdf_load_stackoverflow
Inventor
Norihiko Iida
飯田　則彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57004560A priority Critical patent/JPS58122697A/ja
Publication of JPS58122697A publication Critical patent/JPS58122697A/ja
Publication of JPS6236313B2 publication Critical patent/JPS6236313B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers

Landscapes

  • Shift Register Type Memory (AREA)
JP57004560A 1982-01-14 1982-01-14 シフトレジスタ Granted JPS58122697A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57004560A JPS58122697A (ja) 1982-01-14 1982-01-14 シフトレジスタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57004560A JPS58122697A (ja) 1982-01-14 1982-01-14 シフトレジスタ

Publications (2)

Publication Number Publication Date
JPS58122697A true JPS58122697A (ja) 1983-07-21
JPS6236313B2 JPS6236313B2 (enrdf_load_stackoverflow) 1987-08-06

Family

ID=11587423

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57004560A Granted JPS58122697A (ja) 1982-01-14 1982-01-14 シフトレジスタ

Country Status (1)

Country Link
JP (1) JPS58122697A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6236313B2 (enrdf_load_stackoverflow) 1987-08-06

Similar Documents

Publication Publication Date Title
US4554664A (en) Static memory cell with dynamic scan test latch
EP0326296A2 (en) High-speed data latch with zero data hold time
JPS6367818A (ja) ドミノｃｍｏｓ論理回路
US6788122B2 (en) Clock controlled power-down state
US4882505A (en) Fully synchronous half-frequency clock generator
US6420905B1 (en) Vented CMOS dynamic logic system
JP2583521B2 (ja) 半導体集積回路
KR100686983B1 (ko) 레벨 컨버터 회로
JPS58122697A (ja) シフトレジスタ
JPH0797308B2 (ja) 比較回路
KR960701539A (ko) 단일 단자 펄스 게이팅 회로(single-ended pulse gating circuit)
US4297591A (en) Electronic counter for electrical digital pulses
JPH0473888B2 (enrdf_load_stackoverflow)
JPH0575401A (ja) スキヤンセル用フリツプフロツプ回路
US6437603B2 (en) Semiconductor integrated circuit having logical operation function
US7936185B1 (en) Clockless return to state domino logic gate
JPH04233315A (ja) 不安定な状態のないフリップフロップ回路
JPH02190018A (ja) フリップフロップ回路
US6574690B1 (en) Asynchronous pulse bifurcator circuit with a bifurcation path coupled to control fifo and first and second subordinate fifo
JP2619012B2 (ja) トランスミッションゲート型フリップフロップ
JPH0523647B2 (enrdf_load_stackoverflow)
JPS61294931A (ja) 半導体装置およびデ−タ伝送路
JP2641890B2 (ja) 半導体集積回路
KR840001223B1 (ko) 래치회로가 부착된 시프트 레지스터
JPH02180426A (ja) レベルシフト回路