JPS5798196A - Memory test system - Google Patents
Memory test systemInfo
- Publication number
- JPS5798196A JPS5798196A JP55173464A JP17346480A JPS5798196A JP S5798196 A JPS5798196 A JP S5798196A JP 55173464 A JP55173464 A JP 55173464A JP 17346480 A JP17346480 A JP 17346480A JP S5798196 A JPS5798196 A JP S5798196A
- Authority
- JP
- Japan
- Prior art keywords
- pin
- circuit board
- printed circuit
- gate
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
Landscapes
- Tests Of Electronic Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
PURPOSE:To raise the diagnostic efficiency of a printed circuit board, by connecting one of an outputting circuit or a control circuit, of a controllable gate part provided on one of input/output signal circuits of a control memory, to a terminal part of the printed circuit board. CONSTITUTION:A control terminal 11-1 of a tri-state element 11 to which an output of a control memory 5 to be mounted onto a printed circuit board 1 is connected to a card pin 4-5, and also an OR gate 12 is coupled with an output signal circuit of the element 11, and a read data circuit. In this way, a read-out data of the memory 5 corresponding to an address signal from a pin 401 is outputted from the element 11 as shown by a dotted line, and is fetched from a pin 4-4 through the gate 12.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55173464A JPS5798196A (en) | 1980-12-09 | 1980-12-09 | Memory test system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55173464A JPS5798196A (en) | 1980-12-09 | 1980-12-09 | Memory test system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5798196A true JPS5798196A (en) | 1982-06-18 |
Family
ID=15960953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55173464A Pending JPS5798196A (en) | 1980-12-09 | 1980-12-09 | Memory test system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5798196A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59198590A (en) * | 1983-04-22 | 1984-11-10 | Hitachi Ltd | Magnetic bubble memory device controller |
-
1980
- 1980-12-09 JP JP55173464A patent/JPS5798196A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59198590A (en) * | 1983-04-22 | 1984-11-10 | Hitachi Ltd | Magnetic bubble memory device controller |
JPH0646505B2 (en) * | 1983-04-22 | 1994-06-15 | 株式会社日立製作所 | Magnetic bubble memory system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GR860073B (en) | Improvements in and relating to integrated circuits | |
PL285814A1 (en) | Device for testing printed circuit boards and its application to testing printed cardboards constituting assemblies of a digital signal | |
KR900013720A (en) | Programmable Logic Circuit | |
JPS56137584A (en) | Semiconductor storage device | |
KR960042413A (en) | Data processing system | |
KR880004483A (en) | Semiconductor Memory with Data Bus Reset Circuit | |
JPS5798196A (en) | Memory test system | |
JPS5444480A (en) | Package for integrated circuit | |
JPS647636A (en) | Semiconductor integrated circuit device with gate array and memory | |
JPS648591A (en) | Memory ic | |
KR920011138A (en) | Modem speaker control circuit | |
JPS6474651A (en) | Data input/output device | |
KR910014785A (en) | Integrated circuit device | |
JPS5789155A (en) | Integrated logical operation circuit | |
JPS5589985A (en) | Semiconductor memory unit | |
JPS5523550A (en) | Interface system | |
JPS5525109A (en) | Logic circuit | |
JPS6476211A (en) | Digital logic integrated circuit | |
KR900004003A (en) | Standard Cells and Standard Cell Integrated Circuits and Design Methods of the Integrated Circuits | |
JPS5543636A (en) | Digital device | |
JPS6476251A (en) | Data bus terminal equipment | |
JPS55157039A (en) | Test system for logic unit | |
JPS5647979A (en) | Decoding system | |
JPS5611697A (en) | Logic circuit device mounting memory | |
JPS55154644A (en) | Integrated circuit device |