JPS5796561A - Lead for connection of semiconductor device - Google Patents
Lead for connection of semiconductor deviceInfo
- Publication number
- JPS5796561A JPS5796561A JP55173003A JP17300380A JPS5796561A JP S5796561 A JPS5796561 A JP S5796561A JP 55173003 A JP55173003 A JP 55173003A JP 17300380 A JP17300380 A JP 17300380A JP S5796561 A JPS5796561 A JP S5796561A
- Authority
- JP
- Japan
- Prior art keywords
- lead
- leads
- semiconductor device
- connection
- integration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 230000010354 integration Effects 0.000 abstract 2
- 238000006073 displacement reaction Methods 0.000 abstract 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract 1
- 229910052737 gold Inorganic materials 0.000 abstract 1
- 239000010931 gold Substances 0.000 abstract 1
- 230000002040 relaxant effect Effects 0.000 abstract 1
- 229910052709 silver Inorganic materials 0.000 abstract 1
- 239000004332 silver Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55173003A JPS5796561A (en) | 1980-12-08 | 1980-12-08 | Lead for connection of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55173003A JPS5796561A (en) | 1980-12-08 | 1980-12-08 | Lead for connection of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5796561A true JPS5796561A (en) | 1982-06-15 |
JPS6132821B2 JPS6132821B2 (en, 2012) | 1986-07-29 |
Family
ID=15952380
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55173003A Granted JPS5796561A (en) | 1980-12-08 | 1980-12-08 | Lead for connection of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5796561A (en, 2012) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4580193A (en) * | 1985-01-14 | 1986-04-01 | International Business Machines Corporation | Chip to board bus connection |
US4862246A (en) * | 1984-09-26 | 1989-08-29 | Hitachi, Ltd. | Semiconductor device lead frame with etched through holes |
DE10303455A1 (de) * | 2003-01-29 | 2004-08-19 | Osram Opto Semiconductors Gmbh | Leiterrahmenband und Verfahren zum Herstellen einer Mehrzahl von Leiterrahmen-basierten Leuchtdiodenbauelementen |
JP2011142172A (ja) * | 2010-01-06 | 2011-07-21 | Mitsubishi Electric Corp | 電力用半導体装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63129745U (en, 2012) * | 1987-02-17 | 1988-08-24 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS48109856U (en, 2012) * | 1972-03-22 | 1973-12-18 | ||
JPS5417666A (en) * | 1977-07-08 | 1979-02-09 | Nec Corp | Lead frame |
-
1980
- 1980-12-08 JP JP55173003A patent/JPS5796561A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS48109856U (en, 2012) * | 1972-03-22 | 1973-12-18 | ||
JPS5417666A (en) * | 1977-07-08 | 1979-02-09 | Nec Corp | Lead frame |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4862246A (en) * | 1984-09-26 | 1989-08-29 | Hitachi, Ltd. | Semiconductor device lead frame with etched through holes |
US4580193A (en) * | 1985-01-14 | 1986-04-01 | International Business Machines Corporation | Chip to board bus connection |
DE10303455A1 (de) * | 2003-01-29 | 2004-08-19 | Osram Opto Semiconductors Gmbh | Leiterrahmenband und Verfahren zum Herstellen einer Mehrzahl von Leiterrahmen-basierten Leuchtdiodenbauelementen |
DE10303455B4 (de) * | 2003-01-29 | 2007-11-29 | Osram Opto Semiconductors Gmbh | Leiterrahmenband und Verfahren zum Herstellen einer Mehrzahl von Leiterrahmen-basierten Leuchtdiodenbauelementen |
JP2011142172A (ja) * | 2010-01-06 | 2011-07-21 | Mitsubishi Electric Corp | 電力用半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6132821B2 (en, 2012) | 1986-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR850006258A (ko) | 반도체장치 제조방법 | |
DE3277345D1 (en) | Method of forming electrically conductive patterns on a semiconductor device, and a semiconductor device manufactured by the method | |
KR860000710A (ko) | 반도체장치 제조방법 | |
DE3071207D1 (en) | Semiconductor device comprising an interconnection electrode and method of manufacturing the same | |
DE3173587D1 (en) | A semiconductor device having electrodes and conducting members bonded to the electrodes, and a method of manufacturing the same | |
AR210970A1 (es) | Metrdo de fabricacion de un cuerpo semiconductor y dipositivo del metodo | |
JPS5796561A (en) | Lead for connection of semiconductor device | |
DE3170633D1 (en) | Method of manufacturing a semiconductor device with an interconnection electrode layer | |
DE3380104D1 (en) | Substrate structure of semiconductor device and method of manufacturing the same | |
IT8267433A0 (it) | Tastiera a contatti e metodo per la fabbricazione della stessa | |
JPS5357971A (en) | Production of semiconductor device | |
JPS5412263A (en) | Semiconductor element and production of the same | |
GB2166293B (en) | Methods of fabricating semiconductor devices and the semiconductor devices obtained thereby | |
JPS5348463A (en) | Semiconductor integrated circuit support | |
JPS55110051A (en) | Lead frame and semiconductor device | |
JPS5324270A (en) | Semiconductor device | |
JPS5211770A (en) | Semiconductor device | |
JPS52116073A (en) | Hermetic structure in which integrated circuit element is sealed up ai rtightly | |
SU543019A1 (ru) | Способ изготовлени изол тора | |
JPS55157254A (en) | Digital-to-analog converter | |
JPS5732655A (en) | Semiconductor integrated circuit device | |
JPS5721872A (en) | Photocell | |
JPS5335472A (en) | Production of semiconductor unit | |
JPS52113677A (en) | Production of semiconductor device | |
JPS53108372A (en) | Substrate for wireless bonding |