JPS5794982A - Memory circuit - Google Patents
Memory circuitInfo
- Publication number
- JPS5794982A JPS5794982A JP55170070A JP17007080A JPS5794982A JP S5794982 A JPS5794982 A JP S5794982A JP 55170070 A JP55170070 A JP 55170070A JP 17007080 A JP17007080 A JP 17007080A JP S5794982 A JPS5794982 A JP S5794982A
- Authority
- JP
- Japan
- Prior art keywords
- shot
- signal
- inputted
- gate
- equalization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000295 complement effect Effects 0.000 abstract 1
- 238000004904 shortening Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170070A JPS5794982A (en) | 1980-12-02 | 1980-12-02 | Memory circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55170070A JPS5794982A (en) | 1980-12-02 | 1980-12-02 | Memory circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5794982A true JPS5794982A (en) | 1982-06-12 |
JPS6218990B2 JPS6218990B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Family
ID=15898071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55170070A Granted JPS5794982A (en) | 1980-12-02 | 1980-12-02 | Memory circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5794982A (enrdf_load_stackoverflow) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59110091A (ja) * | 1982-12-14 | 1984-06-25 | Nec Corp | 出力回路 |
JPS59154692A (ja) * | 1983-02-23 | 1984-09-03 | Toshiba Corp | 半導体記憶装置 |
JPS61113186A (ja) * | 1984-07-09 | 1986-05-31 | テキサス インスツルメンツ インコ−ポレイテツド | 遷移検出回路 |
JPS63173296A (ja) * | 1987-01-12 | 1988-07-16 | Sony Corp | メモリ装置のプルアツプ回路 |
JPH02177196A (ja) * | 1988-12-28 | 1990-07-10 | Toshiba Corp | スタティック型半導体メモリ |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021106093A1 (ja) | 2019-11-27 | 2021-06-03 | 三菱電機株式会社 | 反射鏡アンテナ装置 |
-
1980
- 1980-12-02 JP JP55170070A patent/JPS5794982A/ja active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59110091A (ja) * | 1982-12-14 | 1984-06-25 | Nec Corp | 出力回路 |
JPS59154692A (ja) * | 1983-02-23 | 1984-09-03 | Toshiba Corp | 半導体記憶装置 |
JPS61113186A (ja) * | 1984-07-09 | 1986-05-31 | テキサス インスツルメンツ インコ−ポレイテツド | 遷移検出回路 |
JPS63173296A (ja) * | 1987-01-12 | 1988-07-16 | Sony Corp | メモリ装置のプルアツプ回路 |
JPH02177196A (ja) * | 1988-12-28 | 1990-07-10 | Toshiba Corp | スタティック型半導体メモリ |
Also Published As
Publication number | Publication date |
---|---|
JPS6218990B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57127989A (en) | Mos static type ram | |
IE813069L (en) | Buffer circuit | |
KR830009695A (ko) | 중재회로 | |
JPS5794982A (en) | Memory circuit | |
EP0111262A3 (en) | Output multiplexer having one gate delay | |
JPS5619587A (en) | Memory circuit | |
JPS56165983A (en) | Semiconductor storage device | |
JPS56114196A (en) | Ram circuit | |
ATE38291T1 (de) | Integriertes, busorientiertes uebertragungssystem. | |
GB2075781A (en) | Sample and hold circuit with offset cancellation | |
JPS57164493A (en) | Read-only memory integrated circuit | |
JPS56168267A (en) | Logical device | |
JPS57191753A (en) | Register controlling system | |
JPS55142486A (en) | Ccd memory | |
JPS5669931A (en) | Tristate buffer circuit | |
JPS57106229A (en) | Cmos multiinput storage circuit | |
SU1015436A1 (ru) | Выходной усилитель | |
JPS5543636A (en) | Digital device | |
JPS5235535A (en) | Semiconductor memory | |
JPS55103620A (en) | Preference circuit | |
JPS54107227A (en) | Semiconductor memory | |
SU1465911A1 (ru) | Запоминающее устройство | |
JPS5718085A (en) | Rom | |
JPS5478635A (en) | Data transfer control circuit | |
IT1243008B (it) | Controllore di segnali enable di un chip di un dispositivo di memoria a due ingressi. |