JPS57735A - Path controlling system for request interruption of input and outut bus device - Google Patents
Path controlling system for request interruption of input and outut bus deviceInfo
- Publication number
- JPS57735A JPS57735A JP7433980A JP7433980A JPS57735A JP S57735 A JPS57735 A JP S57735A JP 7433980 A JP7433980 A JP 7433980A JP 7433980 A JP7433980 A JP 7433980A JP S57735 A JPS57735 A JP S57735A
- Authority
- JP
- Japan
- Prior art keywords
- interruption
- numbers
- storing means
- request
- permitted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
- Bus Control (AREA)
Abstract
PURPOSE: To facilitate path control over request RQ interruption by providing a means of storing information on whether request RQ interruption is permitted by I/O numbers to a coupling part for bus loops, and by retrieving the contents of the storing means by the I/O numbers in the RQ interruption.
CONSTITUTION: Through Y bus loops 54W56, an X bus loop 57, and a Z bus loop 58, CPUs 51W53 and I/Os 74W79 are connected and can be accesses. Information words transferred via the respective buses are composed of frames including fields indicating I/O numbers A1WA3, a control code C, and an answer code ANS of a reception side. At respective interbus coupling parts 59W62, the numbers A1WA3 in the information words are discriminated to store storing means with information on whether RQ is permitted by the I/O numbers. When RQ is triggered by one I/O, the contents of the storing means are retrieved by the I/O number to exercise parth control on the interruption according to an on/off instruction from the CPU. When the contents of the storing means show that the RQ interruption is not permitted, the answer code is substituted by an abnormality code, which is sent back to the I/O making the request.
COPYRIGHT: (C)1982,JPO&Japio
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7433980A JPS57735A (en) | 1980-06-04 | 1980-06-04 | Path controlling system for request interruption of input and outut bus device |
GB8116665A GB2077468B (en) | 1980-06-04 | 1981-06-01 | Multi-computer system with plural serial bus loops |
DE19813122076 DE3122076A1 (en) | 1980-06-04 | 1981-06-03 | MULTIPLE COMPUTER SYSTEM |
US06/270,549 US4468733A (en) | 1980-06-04 | 1981-06-04 | Multi-computer system with plural serial bus loops |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7433980A JPS57735A (en) | 1980-06-04 | 1980-06-04 | Path controlling system for request interruption of input and outut bus device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57735A true JPS57735A (en) | 1982-01-05 |
Family
ID=13544256
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7433980A Pending JPS57735A (en) | 1980-06-04 | 1980-06-04 | Path controlling system for request interruption of input and outut bus device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57735A (en) |
-
1980
- 1980-06-04 JP JP7433980A patent/JPS57735A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57182270A (en) | Electronic cash register system | |
JPS57735A (en) | Path controlling system for request interruption of input and outut bus device | |
JPS5680722A (en) | Interprocessor control system | |
JPS56110161A (en) | Message processing system | |
JPS54107647A (en) | Data processor | |
JPS5717058A (en) | Control system of microprogram | |
JPS57733A (en) | Path controlling system for interruption for reporting input and output operation completion of input and output bus device | |
JPS5672753A (en) | Selective processor for occupation of common bus line | |
JPS56140450A (en) | Remote maintenance control device | |
JPS6450157A (en) | Multi-processor control system | |
JPS5493340A (en) | Duplex processing system | |
JPS57114957A (en) | Interface system between central processing device and main storage device | |
JPS5759234A (en) | Input and output bus device | |
JPS6429946A (en) | Data processor | |
JPS57143629A (en) | Input and output control system | |
JPS5731068A (en) | Information processing device | |
JPS5679322A (en) | Bus selection system | |
JPS57147749A (en) | Picture data transfer device | |
JPS57132226A (en) | Interprocessor data transfer system | |
JPS57209542A (en) | Microprogram controlling system | |
MAKAREVICH et al. | An operational model of a homogeneous computational system in the case of complex problem packet processing | |
JPS55108068A (en) | Memory control system | |
JPS56166533A (en) | Electronic computer | |
JPS5783864A (en) | Multiprocessor system | |
JPS5475968A (en) | Request selective acceptance system |