JPS5769762A - Sealing method of hybrid integrated circuit - Google Patents

Sealing method of hybrid integrated circuit

Info

Publication number
JPS5769762A
JPS5769762A JP55145699A JP14569980A JPS5769762A JP S5769762 A JPS5769762 A JP S5769762A JP 55145699 A JP55145699 A JP 55145699A JP 14569980 A JP14569980 A JP 14569980A JP S5769762 A JPS5769762 A JP S5769762A
Authority
JP
Japan
Prior art keywords
integrated circuit
conductors
hybrid integrated
functional element
cap
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55145699A
Other languages
Japanese (ja)
Inventor
Yoshikatsu Fukumoto
Tamio Saito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55145699A priority Critical patent/JPS5769762A/en
Publication of JPS5769762A publication Critical patent/JPS5769762A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0094Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Casings For Electric Apparatus (AREA)

Abstract

PURPOSE:To perform air-tight sealing of a hybrid integrated circuit by a method wherein through-holes in the face not fitted with the functional element is covered with glass having the low melting point, and a cap is fixed on the face fitted with the functional element. CONSTITUTION:Conductors 2 are formed on the surface of a substrate 1, the functional element 4 of the hybrid integrated circuit, etc., and the conductors 2 are connected, and moreover conductors 7 on the back of the substrate 1 are connected electrically to the conductors 2 by the through-holes 3, the back of the substrate 1 is covered with glass 8 having the low melting point, and the cap 6 is fixed on the surface to seal air-tightly. Accordingly because the inside and the outside of the cap 6 are cut off completely, satisfactory air-tight sealing of the functional element can be attained.
JP55145699A 1980-10-20 1980-10-20 Sealing method of hybrid integrated circuit Pending JPS5769762A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55145699A JPS5769762A (en) 1980-10-20 1980-10-20 Sealing method of hybrid integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55145699A JPS5769762A (en) 1980-10-20 1980-10-20 Sealing method of hybrid integrated circuit

Publications (1)

Publication Number Publication Date
JPS5769762A true JPS5769762A (en) 1982-04-28

Family

ID=15391057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55145699A Pending JPS5769762A (en) 1980-10-20 1980-10-20 Sealing method of hybrid integrated circuit

Country Status (1)

Country Link
JP (1) JPS5769762A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6013771U (en) * 1983-07-07 1985-01-30 横河電機株式会社 hybrid integrated circuit
JPS62179135A (en) * 1986-01-31 1987-08-06 Mitsubishi Electric Corp Microwave device module
EP0628999A1 (en) * 1993-06-02 1994-12-14 Philips Patentverwaltung GmbH Sealed feedthrough for a thickfilm ceramic substrate and method of making the same
US6585068B2 (en) 2000-09-25 2003-07-01 Suzuki Motor Corporation Front vehicle body construction

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6013771U (en) * 1983-07-07 1985-01-30 横河電機株式会社 hybrid integrated circuit
JPS62179135A (en) * 1986-01-31 1987-08-06 Mitsubishi Electric Corp Microwave device module
EP0628999A1 (en) * 1993-06-02 1994-12-14 Philips Patentverwaltung GmbH Sealed feedthrough for a thickfilm ceramic substrate and method of making the same
US6585068B2 (en) 2000-09-25 2003-07-01 Suzuki Motor Corporation Front vehicle body construction

Similar Documents

Publication Publication Date Title
AU4444879A (en) Plastic vacuum sealing cap
AU7485881A (en) Silicon cell with stamped foil contacts
EP0402114A3 (en) Opto-semiconductor device and method of fabrication of the same
AU529505B2 (en) Sealing and insulating battery
GB1542229A (en) Method of manufacturing power semiconductors with pressure contacts
JPS52116074A (en) Electronic part
GB2052473B (en) Glass-to-glass sealing method with conductive layer
JPS5769762A (en) Sealing method of hybrid integrated circuit
ES258326U (en) Sealing strip.
JPS5764953A (en) Semiconductor device
JPS5558557A (en) Resin mold type electronic component and lead frame used therefor
JPS5552602A (en) Waveguide mount
JPS5544743A (en) Manufacture of semiconductor device
JPS5645251B2 (en)
JPS5297183A (en) Production of air tight terminal
JPS54124677A (en) Semiconductor device
JPS52103677A (en) Method of sealing hybrid integrated circuit
JPS5643812A (en) Piezoelectric holder
JPS5588026A (en) Production of optical display cell
JPS5779628A (en) Hybrid integrated circuit
JPS51134662A (en) Electronic clock
JPS5258371A (en) Production of resin sealed type electronic part
JPS53126270A (en) Production of semiconductor devices
JPS5376728A (en) Microwave circuit
JPS5336195A (en) Electronic display device