JPS5768032A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS5768032A
JPS5768032A JP55144670A JP14467080A JPS5768032A JP S5768032 A JPS5768032 A JP S5768032A JP 55144670 A JP55144670 A JP 55144670A JP 14467080 A JP14467080 A JP 14467080A JP S5768032 A JPS5768032 A JP S5768032A
Authority
JP
Japan
Prior art keywords
wafer
pattern
mask
film
photomask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55144670A
Other languages
Japanese (ja)
Inventor
Toshio Anami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55144670A priority Critical patent/JPS5768032A/en
Publication of JPS5768032A publication Critical patent/JPS5768032A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Abstract

PURPOSE:To reduce the malfunction of a pattern due to improper contact of a wafer to a photomask by coating photosensitizer on the wafer bent in a projection on the surface superposing a mask for forming the pattern on the projected surface and thereafter printing the pattern thereon. CONSTITUTION:A semiconductor wafer 21 to be printed in a pattern is interposed between a die 22a having a recessed surface on the lower surface and a die 22b having a projection on the upper surface, and pressures Pa, Pb are applied from above and below to deflect the wafer 21 upwardly by 10-100mum. Then, a silicon oxidized film 23 is coated on the projected surface of a wafer 21 thus bent, a photosensitizer film 24 is covered thereon, the wafer 25 thus formed is introduced into N2 atmosphere, and is secured to a chuck 26 under vacuum pressure Vac. Further, a photomask 27 is urged to the wafer 25 by a clamp 28. And is exposed with ultraviolet UV. In this manner, the pressurizing force of the wafer 25 to the mask 27 becomes strong at the center, and weak at the periphery, and the evaporated gas in the film 24 is exhausted at the periphery, and the wafer 25 is preferably contacted with the mask 27.
JP55144670A 1980-10-16 1980-10-16 Manufacture of semiconductor device Pending JPS5768032A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55144670A JPS5768032A (en) 1980-10-16 1980-10-16 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55144670A JPS5768032A (en) 1980-10-16 1980-10-16 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS5768032A true JPS5768032A (en) 1982-04-26

Family

ID=15367497

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55144670A Pending JPS5768032A (en) 1980-10-16 1980-10-16 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5768032A (en)

Similar Documents

Publication Publication Date Title
JPS6442128A (en) Semiconductor substrate with alignment mark formed thereon
EP0309682A3 (en) Reticulation resistant photoresist coating
EP0697377A3 (en) Process for production of glass substrate coated with finely patterned Nesa glass membrane
JPS5768032A (en) Manufacture of semiconductor device
JPS5797626A (en) Manufacture of semiconductor device
JPS55157234A (en) Manufacture of semiconductor device
JPS6488546A (en) Method for exposing thick film resist
KR100268912B1 (en) Method for etching of semiconductor device
JPS5617348A (en) Exposing method
JPS5623746A (en) Manufacture of semiconductor device
JPS56111221A (en) Formation on mask for etching
JPS5527656A (en) Method and device of sticking photomask and wafer together
JPS55138839A (en) Method of fabricating semiconductor device
JPS5339060A (en) Lot number marking method to wafers
JPS57139943A (en) Manufacture of semiconductor device
JPS571227A (en) Manufacture of semiconductor device
JPS56105481A (en) Etching method of silicon nitride film
KR960012636B1 (en) Method for fabricating the bonding pad of a semiconductor element
JPS6386434A (en) Formation of resist pattern
JPS5555532A (en) Method of manufacturing semiconductor integrated circuit
JPS6427228A (en) Forming method for fine pattern of semiconductor element
JPS5555531A (en) Method of manufacturing semiconductor integrated circuit
JPS5759355A (en) Manufacture of semiconductor device
JPS5468171A (en) Exposure unit for semiconductor wafer
JPS59155130A (en) Mask aliner