JPS5767319A - Amplifier with variable threshold voltage - Google Patents
Amplifier with variable threshold voltageInfo
- Publication number
- JPS5767319A JPS5767319A JP14332480A JP14332480A JPS5767319A JP S5767319 A JPS5767319 A JP S5767319A JP 14332480 A JP14332480 A JP 14332480A JP 14332480 A JP14332480 A JP 14332480A JP S5767319 A JPS5767319 A JP S5767319A
- Authority
- JP
- Japan
- Prior art keywords
- circuit point
- input
- fets
- fet
- gates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3565—Bistables with hysteresis, e.g. Schmitt trigger
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To improve the Schmitt characteristic, by making the impedance at the view from an input infinite. CONSTITUTION:A P channel transistor (P FET)34 is provided between a circuit point 32 and an output terminal O1 and an N channel transistor (N FET)35 is provided between a circuit point 33 and the output terminal O1, and gates of FETs 34 and 35 are connected commonly to an input IN. A P FET36 is provided between the circuit point 32 and a power source VDD, and an N FET37 is provided between the earth and the circuit point 33, and gates of FETs 36 and 37 are connected commonly to the input IN. Further, a P FET38 is provided between the circuit point 32 and the earth, and an N FET 39 is provided between the circuit point 33 and the power source VDD. The output terminal O1 is connected to an output out through inverters 40 and 41, and this output out is connected to gates of FETs 38 and 39. In this constitution, the impedance at the view from the input IN becomes infinite, and the Schmitt characteristic of this circuit is determined by the characteristic of internal elements.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14332480A JPS5767319A (en) | 1980-10-14 | 1980-10-14 | Amplifier with variable threshold voltage |
US06/295,825 US4464587A (en) | 1980-10-14 | 1981-08-24 | Complementary IGFET Schmitt trigger logic circuit having a variable bias voltage logic gate section |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14332480A JPS5767319A (en) | 1980-10-14 | 1980-10-14 | Amplifier with variable threshold voltage |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5767319A true JPS5767319A (en) | 1982-04-23 |
JPS6347008B2 JPS6347008B2 (en) | 1988-09-20 |
Family
ID=15336132
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14332480A Granted JPS5767319A (en) | 1980-10-14 | 1980-10-14 | Amplifier with variable threshold voltage |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5767319A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3327260A1 (en) | 1982-07-30 | 1984-02-09 | Tokyo Shibaura Denki K.K., Kawasaki | SCHMITT TRIGGER |
US4958093A (en) * | 1989-05-25 | 1990-09-18 | International Business Machines Corporation | Voltage clamping circuits with high current capability |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0445556U (en) * | 1990-08-10 | 1992-04-17 | ||
CN113302703A (en) * | 2019-01-16 | 2021-08-24 | 株式会社Cureapp | System, device, method, and program for alleviating symptoms of therapy-related morbidity including side effects caused by drugs |
-
1980
- 1980-10-14 JP JP14332480A patent/JPS5767319A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3327260A1 (en) | 1982-07-30 | 1984-02-09 | Tokyo Shibaura Denki K.K., Kawasaki | SCHMITT TRIGGER |
US4958093A (en) * | 1989-05-25 | 1990-09-18 | International Business Machines Corporation | Voltage clamping circuits with high current capability |
Also Published As
Publication number | Publication date |
---|---|
JPS6347008B2 (en) | 1988-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5516539A (en) | Level shifter circuit | |
JPS5775022A (en) | Comparator | |
JPS56121114A (en) | Constant-current circuit | |
EP0130082A3 (en) | Logic and amplifier cells | |
JPS57212827A (en) | Complementary mos logical circuit | |
JPS5767319A (en) | Amplifier with variable threshold voltage | |
JPS5686509A (en) | Voltage controlled oscillator | |
JPS5640331A (en) | High-speed logical operation circuit | |
JPS5592040A (en) | Ttl gate circuit | |
JPS56119517A (en) | Amplitude limiting circuit | |
JPS5741012A (en) | Variable gain circuit using field effect transistor | |
JPS5748833A (en) | Gate circuit | |
JPS57183119A (en) | Schmitt circuit | |
JPS5644218A (en) | Electronic circuit using field effect transistor | |
JPS5451359A (en) | Correcting circuit for fet characteristics | |
JPS5739566A (en) | Semiconductor device | |
JPS6430313A (en) | Amplifier | |
JPS5538784A (en) | Oscillation circuit | |
JPS5323555A (en) | Complemen tary mos integrated circuit | |
JPS5754427A (en) | Input circuit | |
JPS56118121A (en) | Overvoltage suppressing circuit | |
JPS54115048A (en) | Complementary type isolation gate field effect transistor amplifier | |
JPS55107309A (en) | Feedback circuit | |
JPS5794984A (en) | Semiconductor storage device | |
JPS54117664A (en) | Compliementary insulating gate field effect transistor amplifier |