JPS5765047A - Split phase type data generating system - Google Patents
Split phase type data generating systemInfo
- Publication number
- JPS5765047A JPS5765047A JP14052480A JP14052480A JPS5765047A JP S5765047 A JPS5765047 A JP S5765047A JP 14052480 A JP14052480 A JP 14052480A JP 14052480 A JP14052480 A JP 14052480A JP S5765047 A JPS5765047 A JP S5765047A
- Authority
- JP
- Japan
- Prior art keywords
- data
- shift register
- selector
- generating system
- data generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14052480A JPS5765047A (en) | 1980-10-09 | 1980-10-09 | Split phase type data generating system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14052480A JPS5765047A (en) | 1980-10-09 | 1980-10-09 | Split phase type data generating system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5765047A true JPS5765047A (en) | 1982-04-20 |
| JPS6130774B2 JPS6130774B2 (cs) | 1986-07-16 |
Family
ID=15270665
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14052480A Granted JPS5765047A (en) | 1980-10-09 | 1980-10-09 | Split phase type data generating system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5765047A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04109479A (ja) * | 1990-12-28 | 1992-04-10 | Matsushita Electric Ind Co Ltd | 短時間用テープカセット |
-
1980
- 1980-10-09 JP JP14052480A patent/JPS5765047A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04109479A (ja) * | 1990-12-28 | 1992-04-10 | Matsushita Electric Ind Co Ltd | 短時間用テープカセット |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6130774B2 (cs) | 1986-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS647252A (en) | Array processing system | |
| EP0404127A3 (en) | Signal generator | |
| JPS5765047A (en) | Split phase type data generating system | |
| JPS5710566A (en) | Decoding circuit | |
| JPS573293A (en) | Delay circuit | |
| SU1076892A1 (ru) | Генератор функций Уолша | |
| JPS5758214A (en) | Forming circuit of data sampling clock | |
| JPS57103175A (en) | Automatic music selector | |
| JPS5685127A (en) | Digital signal processor | |
| SU1432516A1 (ru) | Устройство дл делени частот двух последовательностей импульсов | |
| JPS57705A (en) | Operating method of ladder circuit input part on column cycle system | |
| JPS5698030A (en) | Odd dividing circuit | |
| SU669354A1 (ru) | Сумматор по модулю три | |
| SU1325454A1 (ru) | Многоканальное устройство дл сдвига во времени совпадающих импульсов | |
| SU1193822A1 (ru) | Преобразователь интервалов времени в код | |
| JPS5753170A (en) | Bit discriminating circuit | |
| SU374586A1 (ru) | Генератор рекуррентной последовательности с самоконтролем | |
| SU1322480A1 (ru) | Устройство дл определени количества единиц в двоичном числе | |
| SU824419A2 (ru) | Устройство дл умножени частотыСлЕдОВАНи пЕРиОдичЕСКиХиМпульСОВ | |
| JPS5624630A (en) | Plural input and output device control system | |
| JPS5750035A (en) | Generation device for constant time interruption signal | |
| JPS56106451A (en) | Multiplication/isolation circuit | |
| JPS57121326A (en) | Jhonson counter | |
| JPS6444115A (en) | Logical waveform delay circuit | |
| JPS57197630A (en) | Control system for logic circuit in input and output controller |