JPS5733850A - Non-return-to-zero code receiving device - Google Patents

Non-return-to-zero code receiving device

Info

Publication number
JPS5733850A
JPS5733850A JP10904180A JP10904180A JPS5733850A JP S5733850 A JPS5733850 A JP S5733850A JP 10904180 A JP10904180 A JP 10904180A JP 10904180 A JP10904180 A JP 10904180A JP S5733850 A JPS5733850 A JP S5733850A
Authority
JP
Japan
Prior art keywords
signal
output
clock
nrz
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10904180A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6255745B2 (enrdf_load_stackoverflow
Inventor
Kenzo Ono
Tsutomu Asabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP10904180A priority Critical patent/JPS5733850A/ja
Publication of JPS5733850A publication Critical patent/JPS5733850A/ja
Publication of JPS6255745B2 publication Critical patent/JPS6255745B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP10904180A 1980-08-07 1980-08-07 Non-return-to-zero code receiving device Granted JPS5733850A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10904180A JPS5733850A (en) 1980-08-07 1980-08-07 Non-return-to-zero code receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10904180A JPS5733850A (en) 1980-08-07 1980-08-07 Non-return-to-zero code receiving device

Publications (2)

Publication Number Publication Date
JPS5733850A true JPS5733850A (en) 1982-02-24
JPS6255745B2 JPS6255745B2 (enrdf_load_stackoverflow) 1987-11-20

Family

ID=14500100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10904180A Granted JPS5733850A (en) 1980-08-07 1980-08-07 Non-return-to-zero code receiving device

Country Status (1)

Country Link
JP (1) JPS5733850A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59131242A (ja) * 1982-09-30 1984-07-28 ハネイウエル・インフオメ−シヨン・システムス・インコ−ポレ−テツド 端末システム用同期装置
JPS6170829A (ja) * 1984-09-14 1986-04-11 Riyuudenshiya:Kk 同期用補正回路を有する受信装置
JPS61276439A (ja) * 1985-05-31 1986-12-06 Nissan Motor Co Ltd デ−タ伝送装置
JP2008140538A (ja) * 2007-12-19 2008-06-19 Roland Corp 音声データ送受信装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59131242A (ja) * 1982-09-30 1984-07-28 ハネイウエル・インフオメ−シヨン・システムス・インコ−ポレ−テツド 端末システム用同期装置
JPS6170829A (ja) * 1984-09-14 1986-04-11 Riyuudenshiya:Kk 同期用補正回路を有する受信装置
JPS61276439A (ja) * 1985-05-31 1986-12-06 Nissan Motor Co Ltd デ−タ伝送装置
JP2008140538A (ja) * 2007-12-19 2008-06-19 Roland Corp 音声データ送受信装置

Also Published As

Publication number Publication date
JPS6255745B2 (enrdf_load_stackoverflow) 1987-11-20

Similar Documents

Publication Publication Date Title
Massey Optimum frame synchronization
US4027335A (en) DC free encoding for data transmission system
MY113537A (en) Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like
CA1051528A (en) Data recovery system resistant to frequency deviations
CA2066037C (en) Digital phase-locked loop biphase demodulating method and apparatus
USRE31311E (en) DC Free encoding for data transmission system
MY103398A (en) Method and apparatus for demodulating a biphase signal
US4746898A (en) Bi-phase decoder
JPS5733850A (en) Non-return-to-zero code receiving device
WO1989012891A1 (en) Three-part decoder circuit
US4153814A (en) Transition coding method for synchronous binary information and encoder and decoder employing the method
US4567604A (en) Biphase signal receiver
EP0499479B1 (en) Clock regeneration circuit
CA1262174A (en) Clock regenerator
JPS576423A (en) Demodulating circuit of mfm modulation signal
JPS56112119A (en) Variable frequency oscillation equipped with self-diagnostic function
US4540947A (en) FM Signal demodulating apparatus
JP2550981B2 (ja) バイフエ−ズ符号識別再生方式
JPS5530232A (en) Demodulator on n-phase phase shift keying system
JPS5713842A (en) Decoding circuit
KR870000718Y1 (ko) 멘체스터 코드 디코더
RU2136114C1 (ru) Демодулятор сигналов с частотной манипуляцией
JPS5710566A (en) Decoding circuit
JPH0531335B2 (enrdf_load_stackoverflow)
JPS5760745A (en) Discrimination method for transmission state of split phase type digital signal