JPH0531335B2 - - Google Patents

Info

Publication number
JPH0531335B2
JPH0531335B2 JP57016228A JP1622882A JPH0531335B2 JP H0531335 B2 JPH0531335 B2 JP H0531335B2 JP 57016228 A JP57016228 A JP 57016228A JP 1622882 A JP1622882 A JP 1622882A JP H0531335 B2 JPH0531335 B2 JP H0531335B2
Authority
JP
Japan
Prior art keywords
output
signal
pulses
circuit
vco
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57016228A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58134553A (ja
Inventor
Yasushi Takahashi
Katsuyuki Nagano
Yoshitaka Takasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57016228A priority Critical patent/JPS58134553A/ja
Publication of JPS58134553A publication Critical patent/JPS58134553A/ja
Publication of JPH0531335B2 publication Critical patent/JPH0531335B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57016228A 1982-02-05 1982-02-05 タイミング再生回路 Granted JPS58134553A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57016228A JPS58134553A (ja) 1982-02-05 1982-02-05 タイミング再生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57016228A JPS58134553A (ja) 1982-02-05 1982-02-05 タイミング再生回路

Publications (2)

Publication Number Publication Date
JPS58134553A JPS58134553A (ja) 1983-08-10
JPH0531335B2 true JPH0531335B2 (enrdf_load_stackoverflow) 1993-05-12

Family

ID=11910681

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57016228A Granted JPS58134553A (ja) 1982-02-05 1982-02-05 タイミング再生回路

Country Status (1)

Country Link
JP (1) JPS58134553A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS58134553A (ja) 1983-08-10

Similar Documents

Publication Publication Date Title
US4055814A (en) Phase locked loop for synchronizing VCO with digital data pulses
GB2043404A (en) Apparatus for detecting the absence of signal transitions from bit cells of a serial binary signal
US4823363A (en) Phase-locked clock regeneration circuit for digital transmission systems
JP3000334B2 (ja) デジタル・デコード装置及び方法
US4456884A (en) Phase-lock loop and Miller decoder employing the same
US4017806A (en) Phase locked oscillator
US6396877B1 (en) Method and apparatus for combining serial data with a clock signal
JP2550985B2 (ja) Ｃｍｉ符号復号器
US10476659B2 (en) SPDIF clock and data recovery with sample rate converter
JPH0531335B2 (enrdf_load_stackoverflow)
HK105495A (en) Phase comparator, especially for a phase-locked loop
EP0335508A2 (en) Clock driven data sampling circuit
JP3647753B2 (ja) 周波数比較器
AU2001225168B2 (en) Method and system for data and timing recovery in a bi-phase coded data signal
US5148450A (en) Digital phase-locked loop
JPH0345958B2 (enrdf_load_stackoverflow)
JPS6255745B2 (enrdf_load_stackoverflow)
CA1245306A (en) Real time network receiver system fast settling amplifier
JP2572969B2 (ja) スプリツトフエ−ズ符号化回路
US4540947A (en) FM Signal demodulating apparatus
JPS6037857A (ja) Ｆｍ伝送方式
JPS637050A (ja) 高速タイミング抽出回路
SU1128385A1 (ru) Преобразователь дельта-модулированного сигнала в сигнал с импульсно-кодовой модул цией
JPS613544A (ja) 同期クロツク再生装置
CA1314999C (en) Method and apparatus for decoding manchester encoded data