JPH0345958B2 - - Google Patents
Info
- Publication number
- JPH0345958B2 JPH0345958B2 JP18145983A JP18145983A JPH0345958B2 JP H0345958 B2 JPH0345958 B2 JP H0345958B2 JP 18145983 A JP18145983 A JP 18145983A JP 18145983 A JP18145983 A JP 18145983A JP H0345958 B2 JPH0345958 B2 JP H0345958B2
- Authority
- JP
- Japan
- Prior art keywords
- sampling clock
- counter
- output
- transmitted
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
- H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58181459A JPS6072416A (ja) | 1983-09-29 | 1983-09-29 | 標本化クロツク再生方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58181459A JPS6072416A (ja) | 1983-09-29 | 1983-09-29 | 標本化クロツク再生方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6072416A JPS6072416A (ja) | 1985-04-24 |
JPH0345958B2 true JPH0345958B2 (enrdf_load_stackoverflow) | 1991-07-12 |
Family
ID=16101122
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58181459A Granted JPS6072416A (ja) | 1983-09-29 | 1983-09-29 | 標本化クロツク再生方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6072416A (enrdf_load_stackoverflow) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0413897Y2 (enrdf_load_stackoverflow) * | 1985-10-19 | 1992-03-30 | ||
JP2752613B2 (ja) * | 1986-07-08 | 1998-05-18 | 日本電気株式会社 | クロツク再生回路 |
JPS6374283A (ja) * | 1986-09-17 | 1988-04-04 | Nec Corp | クロツク再生方式 |
JPH0770993B2 (ja) * | 1987-12-18 | 1995-07-31 | 富士通株式会社 | ディジタル・ループフィルタ |
JP2988418B2 (ja) * | 1997-03-12 | 1999-12-13 | 日本電気株式会社 | クロック同期化システム |
-
1983
- 1983-09-29 JP JP58181459A patent/JPS6072416A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6072416A (ja) | 1985-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5276688A (en) | Circuit arrangement for bit rate adjustment | |
EP0488225B1 (en) | Clock information transmitting device and clock information receiving device | |
JP4303888B2 (ja) | 記録媒体のトラックへの情報信号の記録及び記録されている情報信号の再生 | |
RU2144742C1 (ru) | Интерфейс транспортного процессора для цифровой телевизионной системы | |
JPH0345958B2 (enrdf_load_stackoverflow) | ||
US10476659B2 (en) | SPDIF clock and data recovery with sample rate converter | |
JPH0523557B2 (enrdf_load_stackoverflow) | ||
JP3317742B2 (ja) | スタッフ同期伝送装置 | |
JP3508049B2 (ja) | 伝送路クロック再生回路 | |
JP3465218B2 (ja) | 符号化装置及び復号化装置 | |
JP2723819B2 (ja) | 標本化クロック再生装置 | |
JPS62102636A (ja) | クロツク再生回路 | |
JPH11191759A (ja) | 標本化クロック再生回路 | |
JP2002152736A (ja) | 位相同期発振回路 | |
JP3541342B2 (ja) | 標本化クロック周波数情報伝送方式 | |
JP3105574B2 (ja) | 標本化周波数制御方式 | |
JP3541344B2 (ja) | 非同期網の伝送クロック再生方式 | |
JPS6320774A (ja) | デイジタル信号伝送装置 | |
JPH03101329A (ja) | クロック同期方式 | |
JP3568791B2 (ja) | 標本化クロック再生回路 | |
JPS6374283A (ja) | クロツク再生方式 | |
JPH01183934A (ja) | 非同期データ伝送用送信バッファ回路 | |
JPS63146529A (ja) | サンプリングクロツク再生回路 | |
JPS6269791A (ja) | クロツク信号再生装置 | |
JPH07115647A (ja) | 画像符号化装置 |