JPS6072416A - 標本化クロツク再生方式 - Google Patents

標本化クロツク再生方式

Info

Publication number
JPS6072416A
JPS6072416A JP58181459A JP18145983A JPS6072416A JP S6072416 A JPS6072416 A JP S6072416A JP 58181459 A JP58181459 A JP 58181459A JP 18145983 A JP18145983 A JP 18145983A JP S6072416 A JPS6072416 A JP S6072416A
Authority
JP
Japan
Prior art keywords
sampling clock
circuit
output
frequency
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58181459A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0345958B2 (enrdf_load_stackoverflow
Inventor
Nobuaki Ouchi
大内　宣明
Yutaka Moriyama
裕 盛山
Hideo Kuroda
英夫 黒田
Naoki Takegawa
直樹 武川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP58181459A priority Critical patent/JPS6072416A/ja
Publication of JPS6072416A publication Critical patent/JPS6072416A/ja
Publication of JPH0345958B2 publication Critical patent/JPH0345958B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP58181459A 1983-09-29 1983-09-29 標本化クロツク再生方式 Granted JPS6072416A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58181459A JPS6072416A (ja) 1983-09-29 1983-09-29 標本化クロツク再生方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58181459A JPS6072416A (ja) 1983-09-29 1983-09-29 標本化クロツク再生方式

Publications (2)

Publication Number Publication Date
JPS6072416A true JPS6072416A (ja) 1985-04-24
JPH0345958B2 JPH0345958B2 (enrdf_load_stackoverflow) 1991-07-12

Family

ID=16101122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58181459A Granted JPS6072416A (ja) 1983-09-29 1983-09-29 標本化クロツク再生方式

Country Status (1)

Country Link
JP (1) JPS6072416A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6268385U (enrdf_load_stackoverflow) * 1985-10-19 1987-04-28
JPS6315531A (ja) * 1986-07-08 1988-01-22 Nec Corp クロツク再生回路
JPS6374283A (ja) * 1986-09-17 1988-04-04 Nec Corp クロツク再生方式
JPH01162416A (ja) * 1987-12-18 1989-06-26 Fujitsu Ltd ディジタル・ループフィルタ
US6118317A (en) * 1997-03-12 2000-09-12 Nec Corporation Clock synchronizing system and synchronizing method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6268385U (enrdf_load_stackoverflow) * 1985-10-19 1987-04-28
JPS6315531A (ja) * 1986-07-08 1988-01-22 Nec Corp クロツク再生回路
JPS6374283A (ja) * 1986-09-17 1988-04-04 Nec Corp クロツク再生方式
JPH01162416A (ja) * 1987-12-18 1989-06-26 Fujitsu Ltd ディジタル・ループフィルタ
US6118317A (en) * 1997-03-12 2000-09-12 Nec Corporation Clock synchronizing system and synchronizing method

Also Published As

Publication number Publication date
JPH0345958B2 (enrdf_load_stackoverflow) 1991-07-12

Similar Documents

Publication Publication Date Title
US5828414A (en) Reduction of timing jitter in audio-video transport streams
EP0258042B1 (en) Phase locked loop circuit with quickly recoverable stability
US4520394A (en) Horizontal scanning frequency multiplying circuit
US5276688A (en) Circuit arrangement for bit rate adjustment
JPH04299653A (ja) クロック再生回路
EP0488225B1 (en) Clock information transmitting device and clock information receiving device
JPS6072416A (ja) 標本化クロツク再生方式
JP4303888B2 (ja) 記録媒体のトラックへの情報信号の記録及び記録されている情報信号の再生
US5005079A (en) Automatic frequency control circuit
JPH0523557B2 (enrdf_load_stackoverflow)
JP3761400B2 (ja) 位相同期発振回路
JP2000122681A (ja) 音声データ同期再生装置
JP3508049B2 (ja) 伝送路クロック再生回路
JP3465218B2 (ja) 符号化装置及び復号化装置
JP2723819B2 (ja) 標本化クロック再生装置
JP3314700B2 (ja) Ｍｐｅｇデータ転送制御回路
JP2541124B2 (ja) オ―ディオサンプリングクロック発生装置
JPH11136633A (ja) クロック生成装置
JP2573213B2 (ja) 水平同期信号再生回路
JP2511858B2 (ja) 色信号処理装置
JP2913634B2 (ja) 同期調整装置
JP2590723B2 (ja) 映像信号のディジタル伝送システム
KR100247246B1 (ko) 음성용 클럭 발생장치 및 전압제어발진기 제어방법
JP3541344B2 (ja) 非同期網の伝送クロック再生方式
KR100220847B1 (ko) 디지탈 비디오 카메라의 오디오 재생 클럭 발생 장치