JPS5730454A - Terminal equipment - Google Patents

Terminal equipment

Info

Publication number
JPS5730454A
JPS5730454A JP10373580A JP10373580A JPS5730454A JP S5730454 A JPS5730454 A JP S5730454A JP 10373580 A JP10373580 A JP 10373580A JP 10373580 A JP10373580 A JP 10373580A JP S5730454 A JPS5730454 A JP S5730454A
Authority
JP
Japan
Prior art keywords
microcomputer
modulation
reading
read
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10373580A
Other languages
Japanese (ja)
Inventor
Kokichi Aomori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP10373580A priority Critical patent/JPS5730454A/en
Publication of JPS5730454A publication Critical patent/JPS5730454A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To obtain an easy-control terminal equipment by providing a means of enabling both microcomputers for modulation and demodulation processing and main-system control to read and write the contents of an external data memory. CONSTITUTION:When a microcomputer 2 for modulation and demodulation outputs a bus-line switching command, two upper-side chips 6 for a bus driver (for control line connection of microcomputer 2 for modulation and demodulation processing) are unselected, and two lower-side chips 6' (for bus line connection of main system microcomputer 1) are selected. When the microcomputer 1 performs the reading and writing of an external data memory, a read/write strope is outputted to the external data memory 5, so that the microcomputer 1 is capable of reading and writing. At this time, the microcomputer 2 never disturbs the reading/writing processing of the microcomputer 1 because no read/write strobe is supplied to the memory 5.
JP10373580A 1980-07-30 1980-07-30 Terminal equipment Pending JPS5730454A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10373580A JPS5730454A (en) 1980-07-30 1980-07-30 Terminal equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10373580A JPS5730454A (en) 1980-07-30 1980-07-30 Terminal equipment

Publications (1)

Publication Number Publication Date
JPS5730454A true JPS5730454A (en) 1982-02-18

Family

ID=14361882

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10373580A Pending JPS5730454A (en) 1980-07-30 1980-07-30 Terminal equipment

Country Status (1)

Country Link
JP (1) JPS5730454A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62138279A (en) * 1985-12-11 1987-06-22 Ito Yakuhin Kk Manufacture of confectionery with multi-color pattern
JPH0334659A (en) * 1989-05-17 1991-02-14 Universal Data Syst Inc Equipment for data terminal

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5365011A (en) * 1976-11-24 1978-06-10 Nec Corp Channel modulating and demodulating unit for phase modulation communicatingunit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5365011A (en) * 1976-11-24 1978-06-10 Nec Corp Channel modulating and demodulating unit for phase modulation communicatingunit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62138279A (en) * 1985-12-11 1987-06-22 Ito Yakuhin Kk Manufacture of confectionery with multi-color pattern
JPH027834B2 (en) * 1985-12-11 1990-02-21 Ito Yakuhin Kk
JPH0334659A (en) * 1989-05-17 1991-02-14 Universal Data Syst Inc Equipment for data terminal

Similar Documents

Publication Publication Date Title
JPS5582359A (en) Microprogram test unit
JPS5730454A (en) Terminal equipment
EP0217479A3 (en) Information processing unit
JPS56116138A (en) Input and output controller
JPS5690494A (en) On-line write-in device of read-only-memory element
JPS6421657A (en) Priority setting system
JPS54128226A (en) Random access memory
EP0050116B1 (en) Microprocessor system
JPS5647194A (en) Time slot allocating circuit
EP0077735A3 (en) Dynamic read reference voltage generator
JPS6436339A (en) Self-diagnosis system
JPS5622157A (en) Process system multiplexing system
JPS5478036A (en) Control system of multiplexing memory unit
JPS5727328A (en) Control device
KR870003281Y1 (en) Interface circuit
JPS5748125A (en) Channel device
JPS57174724A (en) Error countermeasure controlling system for transfer data between computer devices
JPS57186299A (en) Data processing device
JPS5547522A (en) Control system of input and output device
JPS5729164A (en) Computer system
JPS6469135A (en) Time division multiplexing device
JPS57105036A (en) Register means access system
JPS56152061A (en) Data storage device of electronic controller
JPS57197661A (en) Multiplex controlling system for file memory
JPS56148780A (en) Buffer storage device