JPS5724081A - Virtual storage controller of multiprocessor - Google Patents

Virtual storage controller of multiprocessor

Info

Publication number
JPS5724081A
JPS5724081A JP9618480A JP9618480A JPS5724081A JP S5724081 A JPS5724081 A JP S5724081A JP 9618480 A JP9618480 A JP 9618480A JP 9618480 A JP9618480 A JP 9618480A JP S5724081 A JPS5724081 A JP S5724081A
Authority
JP
Japan
Prior art keywords
address
main memory
memory
region
imaginary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9618480A
Other languages
Japanese (ja)
Inventor
Tetsuya Kawakami
Tadaaki Bando
Yasushi Fukunaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Engineering Co Ltd
Hitachi Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP9618480A priority Critical patent/JPS5724081A/en
Publication of JPS5724081A publication Critical patent/JPS5724081A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Abstract

PURPOSE:To realize a high-speed process of a specified program and quick respone, by adding a main memory which performs a direct access with a virtual address. CONSTITUTION:A main memory 230 that stores the information of the V=R region where the virtual address is equal to the real address is provided separately from a main memory 130 that stores the information of other regions. The virtual address give through a bus 110 is once latched to an address register 221 within a memory control unit 220. This imaginary address is compared with a V=R boundary register 227 through a deciding circuit 228. Then a gate 229 opens if the imaginary address is within the V=R region. Thus the imaginary address is set to a main memory address register 225, and the necessary information is read out of a memory 230. As a result, no conflict is caused to the memory accesses of the regions other than the V=R region.
JP9618480A 1980-07-16 1980-07-16 Virtual storage controller of multiprocessor Pending JPS5724081A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9618480A JPS5724081A (en) 1980-07-16 1980-07-16 Virtual storage controller of multiprocessor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9618480A JPS5724081A (en) 1980-07-16 1980-07-16 Virtual storage controller of multiprocessor

Publications (1)

Publication Number Publication Date
JPS5724081A true JPS5724081A (en) 1982-02-08

Family

ID=14158222

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9618480A Pending JPS5724081A (en) 1980-07-16 1980-07-16 Virtual storage controller of multiprocessor

Country Status (1)

Country Link
JP (1) JPS5724081A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61141055A (en) * 1984-12-14 1986-06-28 Hitachi Ltd Information processor
US6202134B1 (en) 1997-11-07 2001-03-13 Nec Corporation Paging processing system in virtual storage device and paging processing method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61141055A (en) * 1984-12-14 1986-06-28 Hitachi Ltd Information processor
US6202134B1 (en) 1997-11-07 2001-03-13 Nec Corporation Paging processing system in virtual storage device and paging processing method thereof

Similar Documents

Publication Publication Date Title
ATE12708T1 (en) METHOD AND DEVICE FOR CONTROLLING CONFLICTS IN THE EVENT OF MULTIPLE ACCESSES TO THE SAME CACHE MEMORY OF A DIGITAL DATA PROCESSING SYSTEM WITH AT LEAST TWO PROCESSORS, EACH CONTAINING A CACHE.
JPS5725069A (en) Vector data processing equipment
JPS56123051A (en) Data transfer system in master slave system
JPS5724081A (en) Virtual storage controller of multiprocessor
JPS5694451A (en) Microprocessor incorporating memory
JPS5654558A (en) Write control system for main memory unit
JPS5733471A (en) Memory access control system for multiprocessor
JPS56116138A (en) Input and output controller
JPS559228A (en) Memory request control system
JPS5563442A (en) Address set control system
JPS56157520A (en) Dma system without cycle steal
JPS5717073A (en) Picture data processing system
JPS57130278A (en) Storage device
JPS55103663A (en) Micro computer composite unit
JPS54140841A (en) Memory control system of multiprocessor system
JPS5530774A (en) Data processing system
JPS57176464A (en) Data transfer system
JPS5730043A (en) Data prefetch controlling system
JPS57111871A (en) Buffer storage control system
JPS54148331A (en) Memory control unit
JPS5734264A (en) Multiprocessor
JPS57109173A (en) Access system for control memory
JPS5448128A (en) Buffer memory unit
JPS5498125A (en) Control storage unit of computer
JPS5434728A (en) Input/output control system