JPS57199065A - Initial program setting device at hierarchy system - Google Patents
Initial program setting device at hierarchy systemInfo
- Publication number
- JPS57199065A JPS57199065A JP56084671A JP8467181A JPS57199065A JP S57199065 A JPS57199065 A JP S57199065A JP 56084671 A JP56084671 A JP 56084671A JP 8467181 A JP8467181 A JP 8467181A JP S57199065 A JPS57199065 A JP S57199065A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- initial program
- cpu9
- circuit
- transmits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Multi Processors (AREA)
- Hardware Redundancy (AREA)
Abstract
PURPOSE:To increase the reliability of a hierarchy system, by transmitting an initial program set command after a reset signal is given from a host computer at a failure of a subordinate computer to confirm the opration of the subordinate computer. CONSTITUTION:When a CPU9 of a subordinate computer 8 stops the operation, a watchdog timer 14 transmits a time-up signal to a CPU2 of a host computer 1 via transmission circuits 12 and 5. The CPU2 receives it and it judges that the CPU9 is in failure, and a reset signal is transmitted from a command generating circuit 6. This signal is received at an command receiving circuit 13 and a reset instruction signal is given to a reset signal generating circuit 16. The circuit 16 transmits the reset signal to an initial program set IPL signal generating circuit 17. The circuit 17 generates an IPL signal and transmits it to the CPU9, and the CPU9 loads the initial program stored in an auxiliary memory 15. Thus, the subordinate computer 8 executes the IPL operation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084671A JPS6042511B2 (en) | 1981-06-02 | 1981-06-02 | Initial program setting device in multi-tier system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084671A JPS6042511B2 (en) | 1981-06-02 | 1981-06-02 | Initial program setting device in multi-tier system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57199065A true JPS57199065A (en) | 1982-12-06 |
JPS6042511B2 JPS6042511B2 (en) | 1985-09-24 |
Family
ID=13837168
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56084671A Expired JPS6042511B2 (en) | 1981-06-02 | 1981-06-02 | Initial program setting device in multi-tier system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6042511B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03222020A (en) * | 1990-01-26 | 1991-10-01 | Toshiba Corp | Reset system for multi-micro processor system |
-
1981
- 1981-06-02 JP JP56084671A patent/JPS6042511B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03222020A (en) * | 1990-01-26 | 1991-10-01 | Toshiba Corp | Reset system for multi-micro processor system |
Also Published As
Publication number | Publication date |
---|---|
JPS6042511B2 (en) | 1985-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0256815A3 (en) | Preventing data loss in computers | |
ES8502559A1 (en) | Remote processor crash recovery. | |
KR840000093A (en) | Load control terminal | |
JPS5686574A (en) | Facsimile control system | |
JPS57199065A (en) | Initial program setting device at hierarchy system | |
JPS57157374A (en) | Remote test controlling system | |
JPS575162A (en) | Redundant system controller | |
JPS5680722A (en) | Interprocessor control system | |
JPS5515561A (en) | Data processor | |
JPS5493340A (en) | Duplex processing system | |
JPS55154647A (en) | Multi-computer system by common memory | |
JPS5580170A (en) | Duplex computer system | |
JPS5533243A (en) | Data transfer control system | |
JPS55166727A (en) | Microcomputer system | |
JPS5373934A (en) | Data exchange control system | |
JPS54133859A (en) | Backing-up method of electronic computer system | |
JPS5588146A (en) | Abnormality processing system of computer control system | |
JPS55162139A (en) | Remote program loading unit | |
JPS5582324A (en) | Automatic power source breaking system dependent upon attachment | |
JPS57209559A (en) | Decentralized processing system | |
JPS63201837A (en) | Failure resistant digital controller | |
JPS5537674A (en) | Reset system of multi-cpu | |
JPS5616202A (en) | Programmable controller | |
JPS6446769A (en) | Image processor | |
JPS5624592A (en) | Time setting system |