JPS57199041A - Bit data processing device - Google Patents
Bit data processing deviceInfo
- Publication number
- JPS57199041A JPS57199041A JP56084408A JP8440881A JPS57199041A JP S57199041 A JPS57199041 A JP S57199041A JP 56084408 A JP56084408 A JP 56084408A JP 8440881 A JP8440881 A JP 8440881A JP S57199041 A JPS57199041 A JP S57199041A
- Authority
- JP
- Japan
- Prior art keywords
- data
- register
- clock
- inputted
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To change easily the data bit length of output data to process data in a high speed, by providing a register group where the data write and the data read are controlled independently of each other. CONSTITUTION:A clock (a) and a start signal (c) are inputted at prescribed timings from clock and start signal input terminals 1 and 2 of a bit processing device, and the output signal of a terminal SHO of a shift register 6 is allowed to rise simultaneously with the fall of the clock (c), and data are inputted from a data input terminal 3 and is held in a 6 bits register 7a and a 2-bits register 2b of a register group 7. When clocks (a) are inputted successively, output signals of terminal SH1, SH2- are held in 4-bits registers 7c and 7d and a 2-bits register 7e of the register group 7 respectively synchronously with the rise of these clock. Data held in the register group 7 are read out by clocks SH3-SH7 from a register 6 which are inputted to gates 8a-8d, thus changing the bit length of output data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084408A JPS57199041A (en) | 1981-06-03 | 1981-06-03 | Bit data processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084408A JPS57199041A (en) | 1981-06-03 | 1981-06-03 | Bit data processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57199041A true JPS57199041A (en) | 1982-12-06 |
JPH0215086B2 JPH0215086B2 (en) | 1990-04-11 |
Family
ID=13829759
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56084408A Granted JPS57199041A (en) | 1981-06-03 | 1981-06-03 | Bit data processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57199041A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010016752A (en) * | 2008-07-07 | 2010-01-21 | Rohm Co Ltd | Serial interface device, arithmetic processing device, and image forming device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5389332A (en) * | 1976-11-11 | 1978-08-05 | Ibm | Data format converter |
JPS5431776A (en) * | 1977-08-15 | 1979-03-08 | Babcock Hitachi Kk | Device of detecting relative position with element for detecting distorsion |
JPS54129944A (en) * | 1978-03-31 | 1979-10-08 | Toshiba Corp | Arithmetic controller |
-
1981
- 1981-06-03 JP JP56084408A patent/JPS57199041A/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5389332A (en) * | 1976-11-11 | 1978-08-05 | Ibm | Data format converter |
JPS5431776A (en) * | 1977-08-15 | 1979-03-08 | Babcock Hitachi Kk | Device of detecting relative position with element for detecting distorsion |
JPS54129944A (en) * | 1978-03-31 | 1979-10-08 | Toshiba Corp | Arithmetic controller |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010016752A (en) * | 2008-07-07 | 2010-01-21 | Rohm Co Ltd | Serial interface device, arithmetic processing device, and image forming device |
Also Published As
Publication number | Publication date |
---|---|
JPH0215086B2 (en) | 1990-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS647252A (en) | Array processing system | |
JPS6474615A (en) | Data input/output circuit | |
JPS6446162A (en) | Vector processor | |
JPS57199041A (en) | Bit data processing device | |
JPS57123455A (en) | Instruction executing device | |
JPS5663628A (en) | Data processing device | |
JPS5798070A (en) | Data processing device | |
JPS57103547A (en) | Bit word access circuit | |
JPS57157325A (en) | Microcomputer | |
JPS5445550A (en) | Digital protection control unit | |
JPS573141A (en) | Memory device for pipeline operation | |
JPS5629892A (en) | Clear control circuit | |
JPS5276837A (en) | Buffer register transfer control | |
JPS57147703A (en) | Input and output controller | |
SU1236484A1 (en) | Device for determining number of ones in binary number | |
JPS579152A (en) | Code converter | |
JPS5610753A (en) | Buffer control system | |
JPS5532109A (en) | Data transfer system | |
JPS5624630A (en) | Plural input and output device control system | |
JPS5765047A (en) | Split phase type data generating system | |
JPS57203336A (en) | Logical circuit element | |
JPS54149438A (en) | Sequence control circuit | |
JPS57208688A (en) | Clock generating system | |
JPS5654678A (en) | Memory control system | |
JPS5523507A (en) | Serial data storage method |