JPS57196333A - Interface controlling system - Google Patents

Interface controlling system

Info

Publication number
JPS57196333A
JPS57196333A JP7955781A JP7955781A JPS57196333A JP S57196333 A JPS57196333 A JP S57196333A JP 7955781 A JP7955781 A JP 7955781A JP 7955781 A JP7955781 A JP 7955781A JP S57196333 A JPS57196333 A JP S57196333A
Authority
JP
Japan
Prior art keywords
turns
sti
control
cto
strobe
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7955781A
Other languages
Japanese (ja)
Inventor
Takatoshi Ishii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP7955781A priority Critical patent/JPS57196333A/en
Publication of JPS57196333A publication Critical patent/JPS57196333A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To realize the automatic compensation for both the interface delay time and the variance of speed of the device by transmitting and receiving the data through plural control lines by the 4-way tag line system. CONSTITUTION:An active device 1 delivers the control data to a 2-way control address data bus CAD to inform the start of an access and then delivers the control-out CTO'. An addressed passive device 2 turns on the strobe-in STI'. The device 1 detects this and turns off the CTO', and the device 2 turns off the STI' respectively. Then the device 1 turns on the strobe-out STO'. Thus the selected device 2 detects this and turns on the STI'. After this, the same sequence is repeated and executed. In this case, the timing to turn off the STI' secures a delay of the internal time required to fetch the address half. As a result, both the delay time and the variance of speed of the devices can be automatically compensated.
JP7955781A 1981-05-26 1981-05-26 Interface controlling system Pending JPS57196333A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7955781A JPS57196333A (en) 1981-05-26 1981-05-26 Interface controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7955781A JPS57196333A (en) 1981-05-26 1981-05-26 Interface controlling system

Publications (1)

Publication Number Publication Date
JPS57196333A true JPS57196333A (en) 1982-12-02

Family

ID=13693304

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7955781A Pending JPS57196333A (en) 1981-05-26 1981-05-26 Interface controlling system

Country Status (1)

Country Link
JP (1) JPS57196333A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11500599A (en) * 1993-12-17 1999-01-12 ヴィスタ インターナショナル，インコーポレイテッド Charging device for galvanic dry cells using asymmetric current
US5872999A (en) * 1994-10-12 1999-02-16 Sega Enterprises, Ltd. System for peripheral identification obtained by calculation and manipulation data collecting for determining communication mode and collecting data from first terminal contacts
JP2006078368A (en) * 2004-09-10 2006-03-23 Keyence Corp Ranging sensor and its setting method
JP2006078369A (en) * 2004-09-10 2006-03-23 Keyence Corp Ranging sensor and its setting method
JP2006078371A (en) * 2004-09-10 2006-03-23 Keyence Corp Ranging sensor and setting method therefor

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50103947A (en) * 1974-01-14 1975-08-16
JPS5274240A (en) * 1975-12-18 1977-06-22 Hitachi Ltd Lsi data processing system
JPS559278A (en) * 1978-07-05 1980-01-23 Fujitsu Ltd Constitution system of bus line for information processor
JPS55138942A (en) * 1979-04-18 1980-10-30 Hitachi Ltd Information signal transmitting and receiving device
JPS569825A (en) * 1979-07-06 1981-01-31 Hitachi Ltd Input-output channel unit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50103947A (en) * 1974-01-14 1975-08-16
JPS5274240A (en) * 1975-12-18 1977-06-22 Hitachi Ltd Lsi data processing system
JPS559278A (en) * 1978-07-05 1980-01-23 Fujitsu Ltd Constitution system of bus line for information processor
JPS55138942A (en) * 1979-04-18 1980-10-30 Hitachi Ltd Information signal transmitting and receiving device
JPS569825A (en) * 1979-07-06 1981-01-31 Hitachi Ltd Input-output channel unit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11500599A (en) * 1993-12-17 1999-01-12 ヴィスタ インターナショナル，インコーポレイテッド Charging device for galvanic dry cells using asymmetric current
US5872999A (en) * 1994-10-12 1999-02-16 Sega Enterprises, Ltd. System for peripheral identification obtained by calculation and manipulation data collecting for determining communication mode and collecting data from first terminal contacts
JP2006078368A (en) * 2004-09-10 2006-03-23 Keyence Corp Ranging sensor and its setting method
JP2006078369A (en) * 2004-09-10 2006-03-23 Keyence Corp Ranging sensor and its setting method
JP2006078371A (en) * 2004-09-10 2006-03-23 Keyence Corp Ranging sensor and setting method therefor

Similar Documents

Publication Publication Date Title
JPS5717049A (en) Direct memory access controlling circuit and data processing system
JPS5790740A (en) Information transfer device
JPS57196333A (en) Interface controlling system
JPS55162132A (en) Data transfer system
JPS55118138A (en) Priority control system
JPS54127239A (en) Input-output control system
JPS57136241A (en) Data transfer system
JPS5674738A (en) Transfer system of display data
JPS5489434A (en) Memory access control processing system
JPS57162853A (en) Data transmission system
JPS57174726A (en) Data transfer controlling system
JPS57111725A (en) Data transmission control system
JPS6473458A (en) System for controlling access of vector data
JPS56127231A (en) Controlling system of data transfer
JPS57152027A (en) Data transfer device
JPS6466764A (en) Adaptor control system
JPS55131829A (en) Transfer system of shared memory under communication control
JPS57176442A (en) Information processing system
JPS5438735A (en) Information transmitting system
JPS52142937A (en) Data transfer priority control system
JPS5614340A (en) Communication control system
JPS57143627A (en) Data processing system
JPS52125240A (en) Data arrangement control system
JPS5585930A (en) Data transfer system
JPS5391639A (en) Power supply system in i/o interface circuit