JPS57192044A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS57192044A
JPS57192044A JP7654481A JP7654481A JPS57192044A JP S57192044 A JPS57192044 A JP S57192044A JP 7654481 A JP7654481 A JP 7654481A JP 7654481 A JP7654481 A JP 7654481A JP S57192044 A JPS57192044 A JP S57192044A
Authority
JP
Japan
Prior art keywords
region
gate
fets
type
floating gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7654481A
Other languages
Japanese (ja)
Inventor
Koji Nose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7654481A priority Critical patent/JPS57192044A/en
Publication of JPS57192044A publication Critical patent/JPS57192044A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

PURPOSE:To minimize characteristic variation and to perform accurate measurement, by forming first and second semiconductor regions on a semiconductor substrate, providing a double junction structure for a P-N junction, and connecting a floating gate on the second region. CONSTITUTION:At the position adjacent to a CMOS, another P<+> type well 14 whose depth and impurity concentration are the same a those of a P<+> type well 3 is formed. In these wells, N<+> type regions 4 and 5 and an N<+> type diffused region 15 are formed. The region 15 and polysilicon electrodes 16, 17... for FETs are connected by a wiring 18. Meanwhile, the floating gate 19 which is common to the FETs is provided. Since the gate 19 is connected to the region 15 formed in the region 14 in the substate, the charge which is to be stored in the gate is discharged from the region 15 to the substrate, the variation in characteristics such as threshold voltage is minimized, and the characteristic control in manufacturing the device based on the measurement can be normally performed.
JP7654481A 1981-05-22 1981-05-22 Semiconductor device Pending JPS57192044A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7654481A JPS57192044A (en) 1981-05-22 1981-05-22 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7654481A JPS57192044A (en) 1981-05-22 1981-05-22 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS57192044A true JPS57192044A (en) 1982-11-26

Family

ID=13608202

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7654481A Pending JPS57192044A (en) 1981-05-22 1981-05-22 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS57192044A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570212B1 (en) * 2000-05-24 2003-05-27 Lattice Semiconductor Corporation Complementary avalanche injection EEPROM cell
CN100392837C (en) * 2003-05-23 2008-06-04 上海宏力半导体制造有限公司 Testing structure for testing acupoint bag implanting result

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6570212B1 (en) * 2000-05-24 2003-05-27 Lattice Semiconductor Corporation Complementary avalanche injection EEPROM cell
CN100392837C (en) * 2003-05-23 2008-06-04 上海宏力半导体制造有限公司 Testing structure for testing acupoint bag implanting result

Similar Documents

Publication Publication Date Title
JPS56116670A (en) Semiconductor integrated circuit device and manufacture thereof
JPS649663A (en) Electrically erasable programmable read-only memory
JPS5333076A (en) Production of mos type integrated circuit
JPS5457875A (en) Semiconductor nonvolatile memory device
JPS56161667A (en) Complementary mos memory circuit device
JPS56162860A (en) Semiconductor device
JPS57192044A (en) Semiconductor device
JPS5793542A (en) Semiconductor integrated circuit device
GB1519995A (en) Semiconductor devices
JPS5582448A (en) Master slice semiconductor integrated circuit
JPS57162360A (en) Complementary insulated gate field effect semiconductor device
JPS56150858A (en) Semiconductor device and manufacture thereof
JPS561573A (en) Semiconductor nonvolatile memory
JPS57118664A (en) Semiconductor device
JPS55148465A (en) Manufacture of complementary mos integrated circuit device
JPS5543864A (en) Mis semiconductor device
JPS54119653A (en) Constant voltage generating circuit
JPS6420651A (en) Semiconductor output buffer device
JPS57180177A (en) Semiconductor device
JPS57121271A (en) Field effect transistor
JPS57152164A (en) Semiconductor integrated circuit
JPS5565470A (en) Mos integrated circuit
JPS5574182A (en) Preparing junction type field effect transistor
JPS57128955A (en) Semiconductor device
JPS5591177A (en) Semiconductor integrated circuit