JPS57181134A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS57181134A
JPS57181134A JP56066461A JP6646181A JPS57181134A JP S57181134 A JPS57181134 A JP S57181134A JP 56066461 A JP56066461 A JP 56066461A JP 6646181 A JP6646181 A JP 6646181A JP S57181134 A JPS57181134 A JP S57181134A
Authority
JP
Japan
Prior art keywords
bonding pad
layer
uneven surface
semiconductor device
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56066461A
Other languages
Japanese (ja)
Inventor
Hiroshi Iwahashi
Masamichi Asano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP56066461A priority Critical patent/JPS57181134A/en
Publication of JPS57181134A publication Critical patent/JPS57181134A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05558Shape in side view conformal layer on a patterned surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]

Abstract

PURPOSE:To ensure mounting with small contact tesistance by forming a bonding pad with an uneven surface. CONSTITUTION:A polycrystal silicon layer is shaped to the surface of a semiconductor substrate 10, the silicon layer is patterned to juxtapose a plurality of rectangular projection sections 11, the semiconductor substrate 10 and the projection sections 11 are coated with an insulating member consisting of silicon dioxide, and an insulating layer 12 composed of an uneven surface is formed. A conducting member is shaped onto the layer 12, the bonding pad 13 with the uneven surface and a wiring layer 14 connected to the pad 13 are formed through patterning, and a bonding wire 16 is connected onto the bonding pad 13. Accordingly, since a contact area with the bonding pad is increased, the displacement of a mounting position or defective mounting is eliminated anf the semiconductor device is mounted positively with small contact resistance.
JP56066461A 1981-05-01 1981-05-01 Manufacture of semiconductor device Pending JPS57181134A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56066461A JPS57181134A (en) 1981-05-01 1981-05-01 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56066461A JPS57181134A (en) 1981-05-01 1981-05-01 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS57181134A true JPS57181134A (en) 1982-11-08

Family

ID=13316429

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56066461A Pending JPS57181134A (en) 1981-05-01 1981-05-01 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS57181134A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100423532B1 (en) * 2001-06-27 2004-03-18 주식회사 하이닉스반도체 Method for forming bonding pad of semiconductor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100423532B1 (en) * 2001-06-27 2004-03-18 주식회사 하이닉스반도체 Method for forming bonding pad of semiconductor

Similar Documents

Publication Publication Date Title
JPS55163860A (en) Manufacture of semiconductor device
JPS6450443A (en) Semiconductor device
IE822564L (en) Fabrication a semiconductor device having a phosphosilicate glass layer
JPS57181134A (en) Manufacture of semiconductor device
JPS57106140A (en) Semiconductor device and manufacture thereof
JPS57207362A (en) Semiconductor device
JPH0410700Y2 (en)
KR970030521A (en) Semiconductor device with new pad layer
JPS55138859A (en) Multilayer wiring type semiconductor device
JPS5732654A (en) Semiconductor integrated circuit device
JPS57160156A (en) Semiconductor device
JPS5732655A (en) Semiconductor integrated circuit device
JPS575329A (en) Manufacture of semiconductor device
JPS5326585A (en) Production of mis semiconductor device
JPS5387239A (en) Heat sensitive heads with multiple layer wiring structure and manufacture thereof
JPS56161656A (en) Manufacture of semiconductor device
JPS5710948A (en) Semiconductor device
JPS54160186A (en) Semiconductor integrated circuit device
EP0380964A3 (en) Method of making a semiconductor device having a contact member
JPS57120386A (en) Semiconductor device
JPS5785247A (en) Formation of fetch electrode
KR920010820A (en) Semiconductor device connection device and manufacturing method
JPS57132341A (en) Multilayer wiring structure in semiconductor device
JPS56130951A (en) Manufacture of semiconductor device
JPS57211782A (en) Semiconductor device