JPS57164557A - Integrated circuit device - Google Patents
Integrated circuit deviceInfo
- Publication number
- JPS57164557A JPS57164557A JP57039541A JP3954182A JPS57164557A JP S57164557 A JPS57164557 A JP S57164557A JP 57039541 A JP57039541 A JP 57039541A JP 3954182 A JP3954182 A JP 3954182A JP S57164557 A JPS57164557 A JP S57164557A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- tips
- distances
- sides
- inner leads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Abstract
PURPOSE:To prevent bonding wires from contacting with each other by making the distances between tips of inner leads and sides of a semiconductor chip different at different positions. CONSTITUTION:The inner leads of two groups 12 and 14 which correspond to the sides of an IC chip 20 to which rows of bonding pads are provided are arranged in such a manner that the distances between their tips and the IC chip 20 become smaller from the center to both ends of the row. The inner leads of two groups 11 and 13 which correspond to other two sides of the IC chip 20 are arranged in such a manner that the distances between their tips and the IC chip 20 become greater from the center to both ends of the arrangement of the leads. With this constitution, each bonding wire does not touch the adjacent lead and yield of the bonding wires is improved.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57039541A JPS5831733B2 (en) | 1982-03-15 | 1982-03-15 | integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57039541A JPS5831733B2 (en) | 1982-03-15 | 1982-03-15 | integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57164557A true JPS57164557A (en) | 1982-10-09 |
JPS5831733B2 JPS5831733B2 (en) | 1983-07-08 |
Family
ID=12555907
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57039541A Expired JPS5831733B2 (en) | 1982-03-15 | 1982-03-15 | integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5831733B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS604524A (en) * | 1983-06-22 | 1985-01-11 | Ajinomoto Co Inc | Latent curing agent for epoxy resin |
US5269452A (en) * | 1992-11-12 | 1993-12-14 | Northern Telecom Limited | Method and apparatus for wirebonding |
US5647527A (en) * | 1995-02-09 | 1997-07-15 | Nec Corporation | Method of determining order of wire-bonding |
-
1982
- 1982-03-15 JP JP57039541A patent/JPS5831733B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS604524A (en) * | 1983-06-22 | 1985-01-11 | Ajinomoto Co Inc | Latent curing agent for epoxy resin |
JPH0315654B2 (en) * | 1983-06-22 | 1991-03-01 | Ajinomoto Kk | |
US5269452A (en) * | 1992-11-12 | 1993-12-14 | Northern Telecom Limited | Method and apparatus for wirebonding |
US5647527A (en) * | 1995-02-09 | 1997-07-15 | Nec Corporation | Method of determining order of wire-bonding |
Also Published As
Publication number | Publication date |
---|---|
JPS5831733B2 (en) | 1983-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW339455B (en) | An electrode structure of semiconductor integrated circuit and method for forming the package therefor | |
TW371358B (en) | Semiconductor device | |
EP0240433A3 (en) | Single bonding shelf, multi-row, wire-bond finger layout for integrated circuit package | |
US5650660A (en) | Circuit pattern for a ball grid array integrated circuit package | |
EP0361825A3 (en) | Semiconductor chip and method of manufacturing it | |
FR2749975B1 (en) | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A HIGH NUMBER OF INPUT / OUTPUT CONNECTIONS | |
JPS5553446A (en) | Container of electronic component | |
JPS57164557A (en) | Integrated circuit device | |
JPS5661151A (en) | Package semiconductor integrated circuit | |
JPS647645A (en) | Semiconductor device and manufacture thereof | |
JPS5651851A (en) | Semiconductor device | |
EP0139364A3 (en) | Multiple path signal distribution to large scale integration chips | |
JPH0256942A (en) | Semiconductor device | |
JPS5745940A (en) | Semiconductor device | |
JPS55165657A (en) | Multi-chip package | |
JPS5449066A (en) | Semiconductor device | |
JPS5277587A (en) | Wiring of integrated circuit outside chip | |
JPS55117251A (en) | Semiconductor device | |
JPS55124248A (en) | Leadless package | |
JPS572535A (en) | Lead structure | |
TW430911B (en) | BGA type semiconductor device package | |
JPS5412263A (en) | Semiconductor element and production of the same | |
JPS5752151A (en) | Semiconductor device | |
JPS5618469A (en) | Semiconductor device | |
JPS5354469A (en) | Semiconductor integrated circuit |